


EPROM Products

1993/1994 Data Book/Handbook

Advanced Micro Devices





EPROM Products Data Book/Handbook

1993/1994

© 1993 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD® assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

Trademarks

AMD and the AMD logo are registered trademarks of Advanced Micro Devices, Inc.

ExpressROM, Flasherase and Flashrite are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Advanced Micro Devices continues to be at the forefront of non-volatile memory technology. Our technology leadership is evidenced by the world's fastest and highest density EPROMs.

Our CMOS EPROM product portfolio is the broadest available. Today we offer EPROM densities ranging from 64K to 4 Megabit in both ceramic windowed and plastic one-time-programmable packages. Our superior EPROM process technology yields access times as fast as 35 ns enabling you to maximize system performance based on today's high speed microprocessors. Furthermore, we have expanded our product service by providing ExpressROM™ memories. These preprogrammed and fully tested devices provide users with a cost-effective alternative to EPROMs without the long lead-time associated with ROMs.

We are now proud to announce a family of true Low Voltage EPROMs to complement our product offering. Our low voltage product family consists of 1 Megabit and 2 Megabit devices with speeds of 120 ns and 150 ns respectively. The voltage range has been extended to make them suitable for systems that have regulated power supplies (3.0 V to 3.6 V) and those that are battery powered (2.7 V to 3.6 V). We have also expanded our package portfolio to include Thin Small Outline Packages (TSOP).

There has never been a better time to take advantage of AMD's family of non-volatile memories.

Walid Maghribi

Vice President and General Manager Non-Volatile Memory Division

įν



TABLE OF CONTENTS

| Introduction | 1 | | |
|--------------|-------------------------------|--|------------|
| Section 1 | Product Selec | ctor Guides | 1-1 |
| | | PROM Memory Products | 1-3 |
| | | P EPROMs | 1-4 |
| | ExpressRo | OM™ Memories | 1-7 |
| Section 2 | | ole Programmable Read Only Memories (EPROMs) | 2-1 |
| | Inside AMD's | CMOS EPROM Technology | 2-3 |
| | Am27C64 | 64K (8,192 x 8-Bit) CMOS EPROM | 2-10 |
| | Am27C128 | 128K (16,384 x 8-Bit) CMOS EPROM | 2-22 |
| | Am27C256 | 256K (32,768 x 8-Bit) CMOS EPROM | 2-34 |
| | Am27C512 | 512K (65,536 x 8-Bit) CMOS EPROM | 2-47 |
| | Am27C010 | 1 Mbit (131,072 x 8-Bit) CMOS EPROM | 2-59 |
| | Am27C1024 | 1 Mbit (65,536 x 16-Bit) CMOS EPROM | 2-72 |
| | Am27C020 | 2 Mbit (262,144 x 8-Bit) CMOS EPROM | 2-84 |
| | Am27C2048 | 2 Mbit (131,072 x 16-Bit) CMOS EPROM | 2-96 |
| | Am27C040 | 4 Mbit (524,288 x 8-Bit) CMOS EPROM | 2-109 |
| | Am27C400 | 4 Mbit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM | 2-121 |
| | Am27C4096 | 4 Mbit (262,144 x 16-Bit) CMOS EPROM | 2-133 |
| | Am27C080 | 8 Mbit (1,048,576 x 8-Bit) CMOS EPROM | 2-145 |
| | Am27C800 | 8 Mbit (1,048,576 x 8-Bit/524,288 x 16-Bit) ROM Compatible CMOS EPROM | 2-157 |
| Section 3 | High-Speed C | MOS Erasable Programmable Read | 0.4 |
| | | n to High-Speed EPROMs | 3-1 3-3 |
| | Am27H256 | High-Speed 256K (32,768 x 8-Bit) CMOS EPROM | 3-3 |
| | Am27H010 | High-Speed 1 Mbit (131,072 x 8-Bit) CMOS EPROM | 3-21 |
| | | , | 3-21 |
| Section 4 | Low Voltage (Only Memorie | CMOS Erasable Programmable Read s (EPROMs) | 4-1 |
| | | n to Low Voltage EPROMs | 4-3 |
| | Am27LV010/ | 1 Mbit (131,072 x 8-Bit) Low Voltage | 7-3 |
| | Am27LV010B | CMOS EPROM | 4-4 |
| | Am27LV020/ Am27LV020B | 2 Mbit (262,144 x 8-Bit) Low Voltage CMOS EPROM | 4-21 |
| Section 5 | ExpressROM ^T | Memories | 5-1 |
| | | to ExpressROM Memories | 5-3 |
| | Am27X64 | 64K (8,192 x 8-Bit) CMOS ExpressROM Device | 5-8 |
| | Am27X128 | 128K (16,384 x 8-Bit) CMOS ExpressROM Device | 5-17 |
| | Am27X256 | 256K (32,768 x 8-Bit) CMOS ExpressROM Device | 5-26 |
| | Am27X512 | 512K (65,536 x 8-Bit) CMOS ExpressROM Device | 5-36 |
| | Am27X010 | 1 Mbit (131,072 x 8-Bit) CMOS ExpressROM Device | 5-45 |
| | | • | |

| Section 5 | ExpressROM ^{TI} | Memories (continued) | |
|-----------|--------------------------|---|-------|
| | Am27X1024 | 1 Mbit (65,536 x 16-Bit) CMOS ExpressROM Device | 5-55 |
| | Am27X020 | 2 Mbit (262,144 x 8-Bit) CMOS ExpressROM Device | 5-64 |
| | Am27X2048 | 2 Mbit (131,072 x 16-Bit) CMOS ExpressROM Device | 5-73 |
| | Am27X040 | 4 Mbit (524,288 x 8-Bit) CMOS ExpressROM Device | 5-82 |
| | Am27X400 | 4 Mbit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible ExpressROM Device | 5-91 |
| | Am27X4096 | 4 Mbit (262,144 x 16-Bit) CMOS ExpressROM Device | 5-100 |
| | Am27X080 | 8 Mbit (1,048,576 x 8-Bit) CMOS ExpressROM Device | 5-109 |
| | Am27X800 | 8 Mbit (1,048,576 x 8-Bit/524,288 x 16-Bit) ROM Compatible ExpressROM Device | 5-118 |
| Section 6 | Programming | | 6-1 |
| | | Methodology | 6-3 |
| | | amming Flowchart | 6-4 |
| | - | ng Characteristics | 6-5 |
| | | cteristics and Waveforms | 6-5 |
| | | gramming Support | 6-9 |
| Section 7 | Article Reprin | t | 7-1 |
| | "Making EPRO | M/Flash Trade-Offs" Article Reprint | 7-3 |
| Section 8 | Physical Dime | ensions | 8-1 |
| | CDV028 | 28-Pin Ceramic DIP | 8-3 |
| | CDV032 | 32-Pin Ceramic DIP | 8-3 |
| | CDV040 | 40-Pin Ceramic DIP | 8-4 |
| | CDV042 | 42-Pin Ceramic DIP | 8-4 |
| | CLV044 | 44-Pin Square Leadless Chip Carrier | 8-5 |
| | PD 028 | 28-Pin Plastic Dual In-Line Package | 8-6 |
| | PD 032 | 32-Pin Plastic Dual In-Line Package | 8-6 |
| | PD 040 | 40-Pin Plastic Dual In-Line Package | 8-7 |
| | PD 048 | 48-Pin Plastic Dual In-Line Package | 8-7 |
| | PL 032 | 32-Pin Rectangular Plastic Leaded Chip Carrier | 8-8 |
| | PL 044 | 44-Pin Rectangular Plastic Leaded Chip Carrier | 8-8 |
| | TS 032 | 32-Pin Thin Small Outline | 8-9 |


SECTION



PRODUCT SELECTOR GUIDES

| Section 1 | Product Selector Guides | 1-1 |
|-----------|------------------------------------|-----|
| | Non-Volatile EPROM Memory Products | 1-3 |
| | UV & OTP EPROMs | 1-4 |
| | ExpressROM TM Memories | 1.7 |

Non-Volatile EPROM Memory Products




Introduction

The Non-Volatile Memory Division manufactures a broad range of high performance memory products. These products include traditional windowed EPROMs, plastic OTP EPROMs, and ExpressROM devices. They offer the system designer an extensive choice of economical alternatives for program storage.

AMD's EPROM offerings are manufactured using advanced CMOS process technology yielding access times as fast as 35 ns. Product densities range from 64K to 4 megabits. Designers challenged with extending useful battery life in portable applications will appreciate the 3 Volt EPROM product family. All EPROM products are offered in windowed ceramic and One-Time Programmable (OTP) plastic packages.

A new concept from AMD is the ExpressROM device. These are quick-turn ROMs produced from EPROM wafers. Lead times of these devices are typically half that of ROMs.

AMD is committed to leadership in high-performance CMOS non-volatile memories. These products offer industry-leading speeds and densities that will contribute to the competitive advantages of your design.



UV EPROMS & OTP EPROMS

| Part Number | Organization | Access Time (ns) | Temp Range¹ | Package Type² | Pin Count (DIP/PLCC) (TSOP) | Supply Voltage |
|----------------|--------------|---------------------|----------------|------------------|-----------------------------------|-------------------|
| Am27C64-55 | 8K x 8 | 55 | С | D, L | 28/32 | 5 V ± 5% |
| Am27C64-70 | 8K x 8 | 70 | C | D, L | 28/32 | 5 V ± 10% |
| Am27C64-90 | 8K x 8 | 90 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C64-120 | 8K x 8 | 120 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C64-150 | 8K x 8 | 150 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C64-200 | 8K x 8 | 200 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C64-255 | 8K x 8 | 250 | C, I | D, L, P, J | 28/32 | 5 V ± 5% |
| Am27C128-55 | 16K x 8 | 55 | c | D. L | 28/32 | 5 V ± 5% |
| Am27C128-70 | 16K x 8 | 70 | Č | D, L | 28/32 | 5 V ± 10% |
| Am27C128-90 | 16K x 8 | 90 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C128-120 | 16K x 8 | 120 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C128-150 | 16K x 8 | 150 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C128-200 | 16K x 8 | 200 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C128-255 | 16K x 8 | 250 | C, I | D, L, P, J | 28/32 | 5 V ± 5% |
| Am27H256-35 | 32K x 8 | 35 | c | D, L | 28/32 | 5 V ± 10% |
| Am27H256-35V05 | 32K x 8 | 35 | C | D. L | 28/32 | 5 V ± 5% |
| Am27H256-45 | 32K x 8 | 45 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27H256-55 | 32K x 8 | 55 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27H256-70 | 32K x 8 | 70 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C256-55 | 32K x 8 | 55 | c | D, L | 28/32 | 5 V ± 5% |
| Am27C256-70 | 32K x 8 | 70 | Č | D, L | 28/32 | 5 V ± 10% |
| Am27C256-90 | 32K x 8 | 90 | Č, I, E, M | D, L, P, J, E | 28/32 | 5 V ± 10% |
| Am27C256-120 | 32K x 8 | 120 | C, I, E, M | D, L, P, J, E | 28/32 | 5 V ± 10% |
| Am27C256-150 | 32K x 8 | 150 | C, I, E, M | E | 28/32 | 5 V ± 10% |
| Am27C256-200 | 32K x 8 | 200 | C, I, E, M | D, L, P, J, E | 28/32 | 5 V ± 10% |
| Am27C256-255 | 32K x 8 | 250 | C, i | D, L, P, J | 28/32 | 5 V ± 5% |


UV EPROMs & OTP EPROMs (Cont.)

| Part Number | Organization | Access Time (ns) | Temp Range¹ | Package Type ² | Pin Count (DIP/PLCC) (TSOP) | Supply Voltage |
|----------------|--------------|---------------------|----------------|------------------------------|-----------------------------------|--------------------------------|
| Am27C512-75 | 64K x 8 | 70 | С | D, L | 28/32 | 5 V ± 5% |
| Am27C512-90 | 64K x 8 | 90 | C, I, E, M | D. L | 28/32 | 5 V ± 10% |
| Am27C512-120 | 64K x 8 | 120 | C, I, E, M | D. L | 28/32 | 5 V ± 10% |
| Am27C512-150 | 64K x 8 | 150 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C512-200 | 64K x 8 | 200 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 10% |
| Am27C512-255 | 64K x 8 | 250 | C, I, E, M | D, L, P, J | 28/32 | 5 V ± 5% |
| Am27H010-45 | 128K x 8 | 45 | c | D, L | 32/32 | 5 V ± 10% |
| Am27H010-45V05 | 128K x 8 | 45 | l C | D, L | 32/32 | 5 V ± 5% |
| Am27H010-55 | 128K x 8 | 55 | C, I, E, M | D, L, P, J | 32/32 | 5 V ± 10% |
| Am27H010-70 | 128K x 8 | 70 | C. I. E. M | D, L, P, J | 32/32 | 5 V ± 10% |
| Am27H010-90 | 128K x 8 | 90 | C, I, E, M | D, L, P, J | 32/32 | 5 V ± 10% |
| Am27H010-90V05 | 128K x 8 | 90 | C, I, E, M | D, L, P, J | 32/32 | 5 V ± 5% |
| Am27C010-105 | 128K x 8 | 100 | С | D. L | 32/32 | 5 V ± 5% |
| Am27C010-120 | 128K x 8 | 120 | C, I | D. L. P. J. E | 32/32 | 5 V ± 10% |
| Am27C010-150 | 128K x 8 | 150 | C, I, E, M | D, L, P, J, E | 32/32 | 5 V ± 10% |
| Am27C010-200 | 128K x 8 | 200 | C, I, E, M | D, L, P, J, E | 32/32 | 5 V ± 10% |
| Am27C010-255 | 128K x 8 | 250 | C, I | D, L, P, J, E | 32/32 | 5 V ± 5% |
| Am27LV010-120 | 128K x 8 | 120 | C, I, E | D, L | 32 | 3.3 V ± 10% |
| Am27LV010-150 | 128K x 8 | 150 | C, I, E, M | D. L. J. E | 32 | 3.3 V ± 10% |
| Am27LV010-200 | 128K x 8 | 200 | C, I, E, M | D, L, J, E | 32 | 3.3 V ± 10% |
| Am27LV010-250 | 128K x 8 | 250 | C, I, E, M | D, L, J, E | 32 | 3.3 V ± 10% |
| Am27LV010-300 | 128K x 8 | 300 | C, I, E, M | D, L, J, E | 32 | 3.3 V ± 10% |
| Am27LV010B-150 | 128K x 8 | 150 | C, I, E | D. L. J. E | 32 | 2.7 V - 3.6 V |
| Am27LV010B-200 | 128K x 8 | 200 | C, i, E | D, L, J, E | 32 | 2.7 V = 3.6 V |
| Am27LV010B-250 | 128K x 8 | 250 | C, I, E, M | D, L, J, E | 32 | 2.7 V = 3.6 V |
| Am27LV010B-300 | 128K x 8 | 300 | C, I, E, M | D, L, J, E | 32 | 2.7 V – 3.6 V |
| Am27C1024-85 | 64K x 16 | 85 | С | D | 40 | 5 V ± 5% |
| Am27C1024-90 | 64K x 16 | 90 | C. I | D. L | 40/44 | 5 V ± 10% |
| Am27C1024-120 | 64K x 16 | 120 | C, I, E, M | D.L | 40/44 | 5 V ± 10% |
| Am27C1024-150 | 64K x 16 | 150 | C, I, E, M | D, L | 40/44 | 5 V ± 10% |
| Am27C1024-200 | 64K x 16 | 200 | C, I, E, M | D, L, P, J | 40/44 | 5 V ± 10% |
| Am27C1024-255 | 64K x 16 | 250 | C, i | D, L, P, J | 40/44 | 5 V ± 5% |
| Am27C020-120 | 256K x 8 | 120 | C, I | D, L | 32/32 | 5 V ± 10% |
| Am27C020-150 | 256K x 8 | 150 | C, I, E, M | D, L, P, J* | 32/32 | 5 V ± 10% |
| Am27C020-200 | 256K x 8 | 200 | C, I, E, M | D, L, P, J* | 32/32 | 5 V ± 10% |
| Am27C020-250 | 256K x 8 | 250 | M | D, L. | 32/32 | 5 V ± 10% |
| Am27C020-255 | 256K x 8 | 250 | C, I | D, L, P, J* | 32/32 | 5 V ± 5% |
| Am27LV020-150 | 256K x 8 | 150 | C, I, E | D, L, J | 32 | 3.3 V ± 10% |
| Am27LV020-200 | 256K x 8 | 200 | C, I, E, M | D, L, 3 | 32 32 | |
| Am27LV020-250 | 256K x 8 | 250 | C, I, E, M | D, L, J | 32 32 | 3.3 V ± 10% |
| Am27LV020-300 | 256K x 8 | 300 | C, I, E, M | D, L, J | 32 32 | 3.3 V ± 10% 3.3 V ± 10% |
| Am27LV020B-200 | 128K x 8 | 200 | C, I, E | D, L, J | 32 | 2.7 V – 3.6 V |
| Am27LV020B-250 | 128K x 8 | 250 | C, İ, E, M | D, L, J | 32 | 2.7 V = 3.6 V 2.7 V = 3.6 V |
| Am27LV020B-300 | 128K x 8 | 300 | C, I, E, M | D, L, J | 32 | 2.7 V – 3.6 V 2.7 V – 3.6 V |
| Am27C2048-105* | 128K x 16 | 100 | С | D, L | 40/44 | 5 V ± 5% |
| Am27C2048-120 | 128K x 16 | 120 | Č. I | D, L | 40/44 | 5 V ± 10% |
| Am27C2048-150 | 128K x 16 | 150 | Č, İ, E, M | D, L, P, J | 40/44 | 5 V ± 10% 5 V ± 10% |
| Am27C2048-200 | 128K x 16 | 200 | C, I, E, M | D, L, P, J | 40/44 | 5 V ± 10% 5 V ± 10% |
| Am27C2048-250 | 128K x 16 | 250 | M, E, W | D, L, 1, 3 | 40/44 | |
| | 128K x 8 | 250 | Ö, ı | D, L, P, J | 40/44 | 5 V ± 10% |

UV EPROMs & OTP EPROMs (Cont.)

| Part Number | Organization | Access Time (ns) | Temp Range¹ | Package Type² | Pin Count (DIP/PLCC) (TSOP) | Supply Voltage |
|--|--|--|---|--|--|--|
| Am27C040-120 Am27C040-125 Am27C040-150 Am27C040-200 Am27C040-250 Am27C040-255 | 512K x 8 512K x 8 512K x 8 512K x 8 512K x 8 512K x 8 512K x 8 | 120 120 150 200 250 250 | C, I C, I, E, M C, I, E, M M C, I | D, L D, L D, L D, L, P, J D, L D, L, P, J | 32/32 32/32 32/32 32/32 32/32 32/32 | 5 V ± 10% 5 V ± 5% 5 V ± 10% 5 V ± 10% 5 V ± 10% 5 V ± 5% |
| Am27C400-125 Am27C400-120 Am27C400-150 Am27C400-200 Am27C400-255 | 512K x 8/256K x 16 512K x 8/256K x 16 512K x 8/256K x 16 512K x 8/256K x 16 512K x 8/256K x 16 | 120 120 150 200 250 | C, I C, I C, I | D D D D | 40 40 40 40 40 | 5 V ± 5% 5 V ± 10% 5 V ± 10% 5 V ± 10% 5 V ± 5% |
| Am27C4096-125 | 256K x 16 | 120 | C, I | D, L | 40/44 | 5 V ± 5% |
| Am27C4096-120 | 256K x 16 | 120 | C, I | D, L | 40/44 | 5 V ± 10% |
| Am27C4096-150 | 256K x 16 | 150 | C, I, E, M | D, L, P, J | 40/44 | 5 V ± 10% |
| Am27C4096-200 | 256K x 16 | 200 | C, I, E, M | D, L, P, J | 40/44 | 5 V ± 10% |
| Am27C4096-250 | 256K x 16 | 250 | M | D, L | 40/44 | 5 V ± 10% |
| Am27C4096-255 | 256K x 16 | 250 | C, I | D, L, P, J | 40/44 | 5 V ± 5% |
| Am27C080-105* | 1 Megabit x 8 | 100 | C, I | D, L | 32/32 | 5 V± 5% |
| Am27C080-120* | 1 Megabit x 8 | 120 | C, I | D, L | 32/32 | 5 V± 10% |
| Am27C080-150* | 1 Megabit x 8 | 150 | C, I, E, M | D, L, P, J | 32/32 | 5 V± 10% |
| Am27C080-200* | 1 Megabit x 8 | 200 | C, I, E, M | D, L, P, J | 32/32 | 5 V± 10% |
| Am27C080-250* | 1 Megabit x 8 | 250 | M | D, L | 32/32 | 5 V± 10% |
| Am27C080-255* | 1 Megabit x 8 | 250 | C, I | D, L, P, J | 32/32 | 5 V± 5% |
| Am27C800-125* | 1 Megabit x 8/512K x 16 | 120 | C, I | D, L | 42/44 | 5 V ± 5% |
| Am27C800-120* | 1 Megabit x 8/512K x 16 | 120 | C, I | D, L | 42/44 | 5 V ± 10% |
| Am27C800-150* | 1 Megabit x 8/512K x 16 | 150 | C, I, E, M | D, L, P, J | 42/44 | 5 V ± 10% |
| Am27C800-200* | 1 Megabit x 8/512K x 16 | 200 | C, I, E, M | D, L, P, J | 42/44 | 5 V ± 10% |
| Am27C800-250* | 1 Megabit x 8/512K x 16 | 250 | M | D, L | 42/44 | 5 V ± 10% |
| Am27C800-255* | 1 Megabit x 8/512K x 16 | 250 | C, I | D, L, P, J | 42/44 | 5 V ± 5% |

^{*}Contact the local AMD sales office for the availability of this device.



ExpressROM Devices

| Part Number | Organization | Access Time (ns) | Temp Range¹ | Package Type ² | Pin Count (PDIP/PLCC) | Supply Voltage |
|------------------------------|--------------|---------------------|----------------|------------------------------|--------------------------|-------------------|
| Am27X64-90 | 8K x 8 | 90 | C, I | P, J | 28/32 | 511. 1011 |
| Am27X64-120 | 8K x 8 | 120 | С, I | P, J | | 5 V ± 10% |
| Am27X64-150 | 8K x 8 | 150 | c, i | P, J | 28/32 | 5 V ± 10% |
| Am27X64-200 | 8K x 8 | 200 | C, i | P, J | 28/32 | 5 V ± 10% |
| Am27X64-255 | 8K x 8 | 250 | C, I. | P. J | 28/32 28/32 | 5 V ± 10% |
| | | | -, | 1,0 | 20/32 | 5 V ± 5% |
| Am27X128-90 | 16K x 8 | 90 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X128-120 | 16K x 8 | 120 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X128-150 | 16K x 8 | 150 | Ċ, i | P, J | 28/32 | 5 V ± 10% |
| Am27X128-200 | 16K x 8 | 200 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X128-255 | 16K x 8 | 250 | C, I | P, J | 28/32 | 5 V± 10% |
| Am27X256-90 | 32K x 8 | | | | | 0.11 0.0 |
| Am27X256-120 | 32K x 8 | 90 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X256-150 | 32K x 8 | 120 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X256-200 | | 150 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X256-255 | 32K x 8 | 200 | C, I | P, J | 28/32 | 5 V ± 10% |
| AIII27 A230-233 | 32K x 8 | 250 | С, І | P, J | 28/32 | 5 V ± 5% |
| Am27XH256-45 | 32K x 8 | 45 | C, I | P, J | 00.00 | |
| Am27XH256-55 | 32K x 8 | 55 | C, i | P, J | 28/32 | 5 V ± 10% |
| Am27XH256-70 | 32K x 8 | 70 | č, i | P, J | 28/32 28/32 | 5 V ± 10% |
| | | | ٥, ١ | 1,5 | 26/32 | 5 V ± 10% |
| Am27X512-90 | 64K x 8 | 90 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X512-120 | 64K x 8 | 120 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X512-150 | 64K x 8 | 150 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X512-200 | 64K x 8 | 200 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X512-255 | 64K x 8 | 250 | C, I | P, J | 28/32 | 5 V ± 10% |
| Am27X010-105 | 128K x 8 | 105 | | | | 3 7 1 3 % |
| Am27X010-105 Am27X010-120 | 128K X 8 | 105 | C, ! | P, J | 32/32 | 5 V ± 5% |
| Am27X010-120 Am27X010-150 | | 120 | C, I | P, J | 32/32 | 5 V ± 10% |
| Am27X010-150 Am27X010-200 | 128K x 8 | 150 | C, I | P, J | 32/32 | 5 V ± 10% |
| Am27X010-200 Am27X010-255 | 128K x 8 | 200 | C, I | P, J | 32/32 | 5 V ± 10% |
| AIII2/AU10-205 | 128K x 8 | 250 | C, I | P, J | 32/32 | 5 V ± 5% |
| Am27XH010-55 | 128K x 8 | 55 | C, I | P. J | 20.00 | |
| Am27XH010-70 | 128K x 8 | 70 | c, i | | 32/32 | 5 V ± 10% |
| Am27XH010-90 | 128K x 8 | 90 | C, i | P, J P, J | 32/32 | 5 V ± 10% |
| es: see page 1-8 | | | 0, 1 | F, J | 32/32 | 5 V ± 10% |



ExpressROM Devices (Cont.)

| Part Number | Organization | Access Time (ns) | Temp Range¹ | Package Type ² | Pin Count (PDIP/PLCC) | Supply Voltage |
|--|---|--------------------------|------------------------------|------------------------------|----------------------------------|---|
| Am27X1024-120 Am27X1024-150 Am27X1024-200 Am27X1024-255 | 64K x 16 64K x 16 64K x 16 64K x 16 | 120 150 200 250 | C, I C, I C, I | P, J P, J P, J P, J | 40/44 40/44 40/44 40/44 | 5 V ± 10% 5 V ± 10% 5 V ± 10% 5 V ± 5% |
| Am27X020-125 Am27X020-150 Am27X020-200 Am27X020-255 | 256K x 8 256K x 8 256K x 8 256K x 8 | 125 150 200 250 | C, I C, I C, I C, I | P P P | 32/32 32/32 32/32 32/32 | 5 V ± 10% 5 V ± 10% 5 V ± 10% 5 V ± 5% |
| Am27X2048-125 Am27X2048-150 Am27X2048-200 Am27X2048-255 | 128K x 16 128K x 16 128K x 16 128K x 16 128K x 16 | 120 150 200 250 | C, I C, I C, I C, I | P, J P, J P, J P, J | 40/44 40/44 40/44 40/44 | 5 V ± 10% 5 V ± 10% 5 V ± 10% 5 V ± 5% |
| Am27X040-150 Am27X040-200 | 512K x 8 512K x 8 | 150 200 | C, I C, I | P, J P, J | 32/32 32/32 | 5 V ± 10% 5 V ± 10% |

Notes:

- 1. Temperature Range
 - C = Commercial (0°C to 70°C)
 - I = Industrial (-40°C to +85°C)
 - E = Extended Commercial (-55°C to +125°C)
 - M = Military (-55°C to +125°C) most products available in both APL and DESC versions.

2. Package Type

- D = Ceramic DIP
- L = Rectangular Ceramic Leadless Chip Carrier
- P = Plastic DIP
- J = Rectangular Plastic Leaded Chip Carrier
- E = Thin Small Outline Package standard pin-out
- F = Thin Small Outline Package reverse pin-out

SECTION



2 CMOS ERASABLE PROGRAMMABLE READ ONLY MEMORIES (EPROMs)

| Section 2 | CMOS Erasable Programmable Read Only Memories (EPROMs) 2-1 | | | | | | |
|-----------|--|---|--|--|--|--|--|
| | Inside AMD's | CMOS EPROM Technology 2-3 | | | | | |
| | Am27C64 | 64K (8,192 x 8-Bit) CMOS EPROM 2-10 | | | | | |
| | Am27C128 | 128K (16,384 x 8-Bit) CMOS EPROM 2-22 | | | | | |
| | Am27C256 | 256K (32,768 x 8-Bit) CMOS EPROM 2-34 | | | | | |
| | Am27C512 | 512K (65,536 x 8-Bit) CMOS EPROM 2-47 | | | | | |
| | Am27C010 | 1 Mbit (131,072 x 8-Bit) CMOS EPROM 2-59 | | | | | |
| | Am27C1024 | 1 Mbit (65,536 x 16-Bit) CMOS EPROM 2-72 | | | | | |
| | Am27C020 | 2 Mbit (262,144 x 8-Bit) CMOS EPROM 2-84 | | | | | |
| | Am27C2048 | 2 Mbit (131,072 x 16-Bit) CMOS EPROM 2-96 | | | | | |
| | Am27C040 | 4 Mbit (524,288 x 8-Bit) CMOS EPROM 2-109 | | | | | |
| | Am27C400 | 4 Mbit (524,288 x 8-Bit/262,144 x 16-Bit) | | | | | |
| | | ROM Compatible CMOS EPROM 2-121 | | | | | |
| | Am27C4096 | 4 Mbit (262,144 x 16-Bit) CMOS EPROM 2-133 | | | | | |
| | Am27C080 | 8 Mbit (1,048,576 x 8-Bit) CMOS EPROM 2-145 | | | | | |
| | Am27C800 | 8 Mbit (1,048,576 x 8-Bit/524,288 x 16-Bit) | | | | | |
| | | ROM Compatible CMOS EPROM 2-157 | | | | | |



INSIDE AMD'S CMOS EPROM TECHNOLOGY

TECHNOLOGY DESCRIPTION

AMD's CMOS EPROM memories use standard CMOS periphery with an n-channel floating-gate memory array. The output buffers of the devices are designed to be compatible with both TTL and CMOS circuits. An n-channel pull-down and a p-channel pull-up provide full rail-to-rail switching of the outputs. The CMOS technology also allows very low standby power dissipation: 1.0 mA maximum TTL standby and 100 µA maximum CMOS standby currents.


Figure 1 shows a cross-section of a basic inverter. The gates consist of polysilicon; the other connections are made with metal. The technology used for the periphery transistors is CMOS (Complementary MOS) technology which combines n and p channel devices on the same silicon. In this case, a non-epitaxial p-type substrate is used for the n-channel transistors and a deep diffused n-well is used for the p-channel transistors.

The fabrication of CMOS EPROM memories is a complex process where every step must be rigorously monitored and controlled. This complex processing is heavily dependent on the following underlying technologies:

Photolithography

The photo or masking technology is key to the manufacturing of integrated circuits (ICs). It allows the same circuits to be printed hundreds of times on the same wafer. It is also inherent to the patterning of the various structures on the wafer necessary to the fabrication of the ICs. Today, with the improved capability of wafer steppers, AMD's EPROM products are manufactured on geometries of one micron and below.

Figure 2-1 CMOS Inverter Cross-Section



17061A-1

Ion Implantation

lon implantation provides precision dopant control that is so critical for the manufacturing of AMD's EPROM products on sub-micron technology. Ion implantation equipment is a combination of mass spectrometry, linear acceleration, high resolution, current integration, ion beam scanning and high vacuum technologies. This process uses charged dopant atoms that are accelerated by an electric field and are implanted into the silicon wafer at a depth determined by the acceleration energy.

Diffusion

The furnace operations are required for silicon oxidation and driving in dopants. Oxidation cycles are used to grow the gate and isolation oxides inherent to the fabrication and operation of the MOS transistors. Drive cycles are used to diffuse the dopant material into the silicon to give the desired profile and depth.

Thin Films

Thin films deposited on the silicon include: polysilicon for gate electrodes and interconnection, interlayer dielectrics, metal layers for interconnection and passivation layers to seal the topside.

AMD EPROM Technology

The manufacturing technology for AMD's EPROM products involves a complex combination and blending of the previously mentioned processes. Each processing step requires a tremendous level of development, optimization and control. Before any new product is put into manufacturing, it must satisfy AMD's commitment to customer satisfaction, quality and reliability. To meet these standards, every new process and new product must pass many rigorous requirements. These requirements are outlined in greater depth in the reliability section.

The AMD EPROM products are being built on the CS19/19A family of technologies. These technologies are all based on a double-poly, single-metal n-well CMOS process. This process has been optimized for high density as well as high performance non-volatile memory devices. The basic features of this family of technologies are:

- n-well CMOS
- non-epitaxial, grounded substrate
- double-poly, single-metal

| | CS19 | CS19A |
|------------------------------|------|-------|
| minimum feature (microns) | 1.0 | 0.85 |
| gate length (Leff) (microns) | 0.9 | 0.7 |
| gate oxide (Angstrom) | 190 | 190 |
| contacts (microns) | 1.0 | 0.85 |
| metal pitch (microns) | 3.0 | 2.7 |

CS19

This is a 1.0 μm minimum feature conventional technology and is used to manufacture the low density and high speed EPROM products offered by AMD.


CS19A

This is an 0.85 μm minimum feature conventional technology and is used to manufacture the medium to high density EPROM products and the family of low voltage EPROM products offered by AMD.

UV-ERASABLE TECHNOLOGY

AMD's CMOS EPROM technology is based upon the concept of stored charge. The charge is stored on a floating gate, that is a gate that has no connection to the rest of the circuit. The storage transistor actually has two gates: one that floats, and the other that acts as a control gate. The control gate is used to establish the field across the floating gate (see Figure 2).

Figure 2-2 Floating-Gate MOS Transistor



17061A-2


Hot electron injection is used for programming EPROM devices. With this scheme, a bias is set up between the source and drain of the transistor, and between the control gate and the substrate (see Figure 3). The channel is pinched off, and a strong current flows. Because of the high fields, the electrons are hot. The two fields (source-to-drain, and substrate-to-control-gate) combine to form a field in a diagonal direction, but because of the oxide barrier, electrons cannot flow in that direction. Occasionally, electrons acquire enough energy to cross the barrier in the shortest direction—from the channel to the floating gate. This is referred to as hot electron injection.

Once an electron is on the other side of the oxide, it is on the floating gate, with no conductive path to get off. It is therefore effectively trapped and remains there. During programming, large fields are set up so that a significant number of electrons are injected.

Erasing these devices requires exposure to ultraviolet light. The energy from the ultraviolet light causes the electrons to cross back over the oxide barrier thereby erasing the device. For this to happen, the device package must have a window that lets the ultraviolet light pass through.

The program and erase mechanisms of all of AMD's EPROM products are fundamentally identical irrespective of the type of technology (CS19 or CS19A) used.

Figure 2-3 Programming by Hot-Electron Injection



17061A-3

Erasing AMD EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROM to an ultraviolet light source. A dosage of 15 W sec/cm² is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The EPROM should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the EPROM, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å, although erasure times will be much longer than with UV sources at 2537 Å. Nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROM and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming AMD EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the "ONE," or HIGH state. "Zeros" are loaded into the EPROM through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}. For programming, the data to be programmed is applied in parallel to the data input-output pins.

The Flashrite[™] programming algorithm reduces programming time by using an initial 100 µs pulse followed by a byte verification operation to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for up to a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.


The Flashrite programming algorithm programs and verifies at $V_{CC}=6.25~V$ and $V_{PP}=12.75~V$. After the final address is completed, all bytes are compared to the original data with $V_{CC}=V_{PP}=5.25~V$.

ESD

Every pin on the device is protected against electrostatic discharge (ESD), a formal name for static electricity shocks. Output pins rely on the large output drivers as protection. Inputs normally do not have large drivers, so a circuit must be added for input protection. In addition to ESD protection, these input protection circuits also help provide clamping against negative overshoot.

AMD CMOS EPROMs make use of ESD protection circuits as shown in Figures 4a through 4c. Most input pins use the circuit in Figure 4b. On output pins the ESD protection circuit has been modified as shown in Figure 4c.

Figure 2-4 ESD Protection: a. New Version; b. Standard; c. Output Pins



Latch-Up

All of AMD's CMOS devices are guaranteed to endure a current pulse of 100 mA into or out of the pin without inducing latch-up; most devices can actually withstand over 200 mA. Since AMD's CMOS EPROMs have true CMOS outputs, hot insertion is not recommended.

Latch-up may occur as a result of parasitic bipolar transistors between the n-channel and p-channel devices (see Figure 5a). These transistors form a parasitic Silicon Control Rectifier (SCR) (see Figure 5b), which turns ON when triggered, conducting large amounts of current. It is usually impossible to shut OFF without removing all the power from the device. The amount of current drain is so high that it can either overload




a power supply or, if the power supply can supply huge amounts of current, destroy the device.


Latch-up is normally triggered by an input or output at a voltage significantly above $V_{\rm CC}$ or below ground, with enough current drawn to cause the SCR to turn on. This condition usually occurs when hot-socketing a part; i.e., plugging a part into a powered-up board or inserting a board into a powered-up system. When this happens, the inputs and $V_{\rm CC}$ power up uncontrolled, and there is a risk of latch-up.

For CMOS outputs, the SCR is an intrinsic part of the CMOS structure and cannot be eliminated. The SCR must be made as difficult as possible to turn ON by using guard rings and very carefully laying out input and output circuits.

Figure 2-5 Latch-Up Mechanism: a. Cross-Section; b. Equivalent Schematic



a.



b.

17061A-5

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4 μF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The location of the capacitor should be as close to where the power supply is connected to the array.

SUMMARY

By concentrating on the needs of CMOS users, AMD has developed industry-leading CMOS technology that can provide cost-effective EPROMs of unsurpassed quality, reliability and performance. AMD provides value through:

- Robust technology and circuit design which
 - Does not generate high current transients, and
 - Has high immunity to system noise
- An extremely broad offering of products:
 - 64K through 4 Mbit commodity EPROM densities
 - High-speed family with access times as fast as 35 ns
 - Low-voltage products
 - Regulated (3.0 V 3.6 V)
 - Unregulated (2.7 V − 3.6 V)

This note has detailed many of the aspects of the technology that make it superior to other alternatives. This, together with the information in the individual data sheets, qualification books, and a crew of applications engineers, should provide answers to your questions as you make use of AMD's CMOS EPROM technology.

Advanced Micro Devices

Am27C64

64 Kilobit (8,192 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 45 ns
- Low power consumption
 - 20 µA typical CMOS standby current
- **■** JEDEC-approved pinout
- Single +5 V power supply
- **■** ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 1 second

- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin LCC and PLCC packages

GENERAL DESCRIPTION

The Am27C64 is a 64-Kbit ultraviolet erasable programmable read-only memory. It is organized as 8K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, and PLCC packages.


Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C64 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C64 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in a typical programming time of 1 second.

BLOCK DIAGRAM




Publication# 11419 Rev. C Amendment/0 Issue Date: July 1993


PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C64 | | | | | | | |
|-------------------------------|---------|-----|-----|-----|------|------|------|------|
| Ordering Part No: Vcc ± 5% | | | | | | | | -255 |
| Vcc ± 10% | -45 | -55 | -70 | -90 | -120 | -150 | -200 | -250 |
| Max Access Time (ns) | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access Time (ns) | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access Time (ns) | 30 | 35 | 40 | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View





Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS

A0-A12

= Address Inputs

CE (E)

Chip Enable

DQ0-DQ7

Data Inputs/Outputs

OE (G)

Output Enable Input

PGM (P)

= Program Enable Input

Vcc

V_{CC} Supply Voltage


 V_{PP}

Program Supply Voltage

Vss

= Ground

LOGIC SYMBOL




11419C-4



ORDERING INFORMATION

EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|-------------------|--|--|--|--|
| AM27C64-45 | DC, DCB, DI, DIB, | | | | |
| AM27C64-55 | LC, LCB, LI, LIB | | | | |
| AM27C64-70 | | | | | |
| AM27C64-90 | DC, DCB, DI, | | | | |
| AM27C64-120 | DIB, DE, DEB, | | | | |
| AM27C64-150 | LC, LCB, LI, | | | | |
| AM27C64-200 | LIB, LE, LEB | | | | |
| AM27C64-255 | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Com | Valid Combinations | | | | | | | |
|-------------|--------------------|--|--|--|--|--|--|--|
| AM27C64-55 | | | | | | | | |
| AM27C64-70 | | | | | | | | |
| AM27C64-90 | JC. PC. | | | | | | | |
| AM27C64-120 | JI. PI. | | | | | | | |
| AM27C64-150 | JI, 1º1, | | | | | | | |
| AM27C64-200 | | | | | | | | |
| AM27C64-255 | | | | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combination.



ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | |
|--------------------|------------|--|--|--|--|--|--|
| AM27C64-70 | | | | | | | |
| AM27C64-90 | | | | | | | |
| AM27C64-120 | /BXA, /BUA | | | | | | |
| AM27C64-150 | | | | | | | |
| AM27C64-200 | | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C64

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C64 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C64. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C64 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C64 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C64 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C64

Upon delivery or after each erasure the Am27C64 has all 65,536 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C64 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL} and $\overline{\text{PGM}}$ is at V_{II}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C64. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C64 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C64 may be common. A TTL low-level program pulse applied to an Am27C64

 \overline{PGM} input with V_{PP} = 12.75 V ± 0.25 V and \overline{CE} Low will program that Am27C64. A high-level \overline{CE} input inhibits the other Am27C64 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C64.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C64. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C64, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C64 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at V_{CC} \pm 0.3 V. The Am27C64 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.



Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | | CE | ŌĒ | PGM | A0 | A 9 | V _{PP} | Outputs |
|-------------------------|----------------------|-------------|------|-----|-----|------------|-----------------|---------|
| Read | | VIL | VIL | х | Х | Х | Vcc | Dout |
| Output Disable | | Х | VIH | Х | Х | х | Vcc | Hi-Z |
| Standby (TTL) | | ViH | Х | Х | х | Х | Vcc | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | Х | Vcc | Hi-Z |
| Program | Program | | Х | VIL | Х | Х | Vpp | Din |
| Program Verify | VIL VIL VIH X X VPP | | Dоит | | | | | |
| Program Inhibit | | Vıн | Х | Х | Х | Х | Vpp | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | х | VIL | Vн | Vcc | 01H |
| | Device Code | VIL | VIL | Х | ViH | Vн | Vcc | 15H |

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. $X = Either V_{IH}$ or V_{IL}
- 3. $A1-A8 = A10-A12 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To Vss $$ All pins except A9,VPP,VCC $$. $$ –0.6 V to Vcc + 0.5 V $$ |
| A9 and V _{PP} 0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| Commercial (C) Devices Case Temperature (T _C) 0°C to +70°C |
|---|
| Industrial (I) Devices |
| Case Temperature (T _C)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (T _C)55°C to +125°C |
| Military (M) Devices |
| Case Temperature (T _C) –55°C to +125°C |
| Supply Read Voltages |
| V _{CC} for Am27C64-XX5 +4.75 V to +5.25 V |
| V _{CC} for Am27C64-XX0 +4.50 V to +5.50 V |
| Operating ranges define those limits between which the func- |

Am27C64 2-17



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit | |
|---------------------|-----------------------------|---|-------------|-----------|------|----|
| Vон | Output HIGH Voltage | loн = −400 μA | 2.4 | | ٧ | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | > | |
| ILI | Input Load Current | Vin = 0 V to Vcc | | 1.0 | μΑ | |
| llo | Output Leakage Current | Vout = 0 V to Vcc | C/I Devices | | 1.0 | μА |
| | | | E/M Devices | 5.0 | | μΛ |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 10 MHz, lout = 0 mA | | 25 | mA | |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1 | mA | |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА | |
| IPP1 | VPP Current During Read | $\overline{CE} = \overline{OE} = VIL, VPP = VCC$ | | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C64 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

11419C-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

11419C-6

CAPACITANCE

| Parameter | | Test | CLV032 | | CDV028 | | PL 032 | | PD 028 | | |
|-----------|-----------------------|------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 7 | 10 | 8 | 10 | 6 | 10 | 5 | 10 | рF |
| Соит | Output Capacitance | Vout = 0 | 8 | 12 | 11 | 14 | 8 | 12 | 8 | 10 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Parameter Symbols | | | | | Am27C64 | | | | | | | | |
|----------------------|----------|--|-----------|-----|---------|-----|-----|-----|------|------|------|--------------|------|
| JEDEC | Standard | Parameter Test Conditions | | | -45 | -55 | -70 | -90 | -120 | -150 | -200 | -255 -250 | Unit |
| tavqv | tacc | Address to | CE = OE = | Min | - | _ | _ | _ | _ | _ | - | - | |
| | | Output Delay | VIL | Max | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tCE | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to | CE = VIL | Min | _ | _ | - | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 30 | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehqz | tDF | Chip Enable HIGH or | | Min | _ | _ | - | _ | _ | - | _ | - | |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | - | _ | - | - | - | - | - | - | ns |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C64 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -45, -55 and -70:

Output Load: 1 TTL gate and C_L = 30 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and $C_L = 100 pF$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs


SWITCHING TEST CIRCUIT



 $C_L = 100 \text{ pF}$ including jig capacitance (30 pF for -45, -55, -70)

11419C-7

SWITCHING TEST WAVEFORM



3 V

1.5 V

Test Points

1.5 V


Output

11419C-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -45, -55 and -70.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the falling edge of the addresses without impact on t_{ACC}.
- 2. top is specified from OE or CE, whichever occurs first.

11419C-9

Advanced Micro Devices

Am27C128

128 Kilobit (16,384 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 45 ns
- **■** Low power consumption
 - 20 μA typical CMOS standby current
- **■** JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 2 seconds

- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin LCC and PLCC packages
- DESC SMD No. 5962-87661

GENERAL DESCRIPTION

The Am27C128 is a 128K-bit ultraviolet erasable programmable read-only memory. It is organized as 16K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C128 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C128 supports AMD's FlashriteTM programming algorithm (100 μ s pulses) resulting in a typical programming time of 2 seconds.

BLOCK DIAGRAM




Publication# 11420 Rev. C Amendment/0 Issue Date: July 1993


PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C128 | | | | | | | | | | |
|-------------------------------|----------|-----|-----|-----|------|------|------|------|--|--|--|
| Ordering Part No: Vcc ± 5% | | | | | | | | -255 | | | |
| Vcc ± 10% | -45 | -55 | -70 | -90 | -120 | -150 | -200 | -250 | | | |
| Max Access Time (ns) | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | | | |
| CE (E) Access Time (ns) | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | | | |
| OE (G) Access Time (ns) | 30 | 35 | 40 | 40 | 50 | 65 | 75 | 100 | | | |

CONNECTION DIAGRAMS

Top View





Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS

A0-A13 = Address Inputs

\overline{\overline{\text{CE}}(\overline{\text{E}})} = Chip Enable

DQ0-DQ7 = Data Inputs/Outputs


\overline{\overline{\text{OE}}(\overline{\text{G}})} = Output Enable Input

Vcc = Vcc Supply Voltage

VPP = Program Supply Voltage

Vss = Ground


LOGIC SYMBOL





EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Com | binations |
|--------------|------------------|
| AM27C128-45 | DC, DCB, DI, DIB |
| AM27C128-55 | LC, LCB, LI, LIB |
| AM27C128-70 | |
| AM27C128-90 | DC, DCB, DI, |
| AM27C128-120 | DIB, DE, DEB, |
| AM27C128-150 | LC, LCB, LI, |
| AM27C128-200 | LIB, LE, LEB |
| AM27C128-255 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Con | nbinations |
|--------------|------------|
| AM27C128-55 | |
| AM27C128-70 | |
| AM27C128-90 | 10.00 |
| AM27C128-120 | JC, PC, |
| AM27C128-150 | JI, PI |
| AM27C128-200 | |
| AM27C128-255 | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Com | Valid Combinations | | | | | | |
|--------------|--------------------|--|--|--|--|--|--|
| AM27C128-70 | | | | | | | |
| AM27C128-90 | | | | | | | |
| AM27C128-120 | /BXA, /BUA | | | | | | |
| AM27C128-150 | | | | | | | |
| AM27C128-200 | | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

Am27C128

FUNCTIONAL DESCRIPTION

Erasing the Am27C128

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C128 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C128. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2\text{for 15 to 20 minutes}$. The Am27C128 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C128 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C128 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C128

Upon delivery or after each erasure the Am27C128 has all 131,072 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C128 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL}, and $\overline{\text{PGM}}$ is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C128. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C128 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C128 may be common. A TTL low-level program pulse applied to an Am27C128 \overline{PGM} input with $V_{PP}=12.75~V\pm0.25~V$ and

CE Low will program that Am27C128. A high-level CE input inhibits the other Am27C128 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C128.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C128. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V $_{\rm IL}$ to V $_{\rm IH}$. All other address lines must be held at V $_{\rm IL}$ during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C128, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc –toe.

Standby Mode

The Am27C128 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at V_{CC} \pm 0.3 V. The Am27C128 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.



Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | PGM | A0 | A9 | V _{PP} | Outputs |
|-------------------------|----------------------|-------------|-----|-----|-----|-----------|-----------------|---------|
| Read | | VIL | VIL | × | Х | Х | Vcc | Dout |
| Output Disable | | Х | VIH | Х | Х | Х | Vcc | Hi-Z |
| Standby (TTL) | | ViH | × | Х | Х | Х | Vcc | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | х | Х | Vcc | Hi-Z |
| Program | | VIL | × | VIL | Х | х | VPP | Din |
| Program Verify | | VIL | VIL | ViH | Х | X | VPP | Dout |
| Program Inhibit | | ViH | × | Х | Х | Х | Vpp | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | х | VIL | Vн | Vcc | 01H |
| | Device Code | VIL | VIL | Х | VIH | Vн | Vcc | 16H |

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A12 = VIL, A13 = X
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products |
|--|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To Vss $$$ All pins except A9,VPP,VCC $.~-0.6~V$ to Vcc + 0.5 V |
| A9 and V _{PP} 0.6 V to +13.5 V |
| V _{CC} 0.6 V to +7.0 V |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and Vpp the minimum DC input is -0.5 V. During transitions, A9 and Vpp may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and Vpp must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| Industrial (I) Devices Case Temperature (T_C)40°C to +85°C |
|---|
| Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (T _C)55°C to +125°C |
| Supply Read Voltages $V_{CC} \ \text{for Am27C128-XX5} \ \dots \ +4.75 \ V \ \text{to} +5.25 \ V$ |
| V _{CC} for Am27C128-XX0 +4.50 V to +5.50 V |
| Operating ranges define those limits between which the func- |

Am27C128 2-29



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------------|------------------------------------|-------------|------|-----------|------|
| Vон | Output HIGH Voltage | Юн = -400 μΑ | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ | |
| lLi | Input Load Current | VIN = 0 V to +VCC | | 1.0 | μА | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | C/I Devices | | 1.0 | |
| 1.0 | Output Leakage Current | VOU! = 0 V 10 + VCC | | 5.0 | μА | |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 10 MHz, | lout = 0 mA | | 25 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| Іссз | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА | |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = | | 100 | μА | |

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C128 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

11420C-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

11420C-6

CAPACITANCE

| Parameter | | Test | CLV032 | | CDV028 | | PL 032 | | PD 028 | | |
|-----------|-----------------------|------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| CIN | Input Capacitance | VIN = 0 | 7 | 10 | 8 | 10 | 6 | 10 | 5 | 10 | ρF |
| Соит | Output Capacitance | Vout = 0 | 8 | 12 | 11 | 14 | 8 | 12 | 8 | 10 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Para Sym | meter bols | | | | Am27C128 | | | | | | | | |
|-------------|---------------|--|--------------------|-----|----------|-----|-----|-----|------|------|------|--------------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -45 | -55 | -70 | -90 | -120 | -150 | -200 | -255 -250 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | _ | _ | _ | _ | _ | _ | _ | _ | |
| | | Output Delay | VIL | Max | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tCE | Chip Enable to | OE = VIL | Min | _ | _ | Ī - | _ | _ | _ | - | _ | |
| | | Output Delay | | Max | 45 | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to | CE = VIL | Min | _ | _ | _ | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 30 | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehoz | tDF | Chip Enable HIGH or | | Min | _ | _ | - | _ | _ | - | _ | _ | |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Мах | 25 | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | - | - | - | - | - | - | - | ns |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C128 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -45, -55 and -70:

Output Load: 1 TTL gate and $C_L = 30 pF$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and $C_L = 100 pF$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs


SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance (30 pF for -45, -55, -70)

11420C-7

SWITCHING TEST WAVEFORM





11420C-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -45, -55, and -70.

KEY TO SWITCHING TEST WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|------------|---------------------------------------|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care Any Change Permitted | Changing State Unknown |
| ⋙ ₩ | Does Not Apply | Center Line is High Impedence "Off" State |

KS000010

SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tpf is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27C256

256 Kilobit (32,768 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- **■** Fast access time
 - 55 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- **JEDEC-approved pinout**
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 4 seconds

- Latch-up protected to 100 mA from −1 V to
- **■** High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin TSOP, LCC and LCC packages
- DESC SMD No. 5962-86063

GENERAL DESCRIPTION

The Am27C256 is a 256K-bit ultraviolet erasable programmable read-only memory. It is organized as 32K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, TSOP, and PLCC packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C256 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C256 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming time of 4 seconds.

BLOCK DIAGRAM




Publication# 08007 Rev. G Amendment/0 Issue Date: July 1993


PRODUCT SELECTOR GUIDE

| Family Part No. | | | | Am27C25 | 6 | | |
|-------------------------------|---------|-----|-----|---------|------|------|------|
| Ordering Part No: Vcc ± 5% | | | | | | | -255 |
| Vcc ± 10% | -55 -70 | -70 | -90 | -120 | -150 | -200 | -250 |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access Time (ns) | 35 | 40 | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS


Top View





Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.



^{*}Contact local AMD sales office for package availability

Program Supply Voltage

PIN DESIGNATIONS

A0-A14 = Address Inputs $\overline{CE}(\overline{E})$ = Chip Enable


 \overline{OE} (\overline{G}) = Data Inputs/Outputs Output Enable Input

V_{CC} = V_{CC} Supply Voltage

V_{SS} = Ground


 V_{PP}

LOGIC SYMBOL



EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | |
|--------------------|------------------|--|--|--|--|--|--|
| AM27C256-55 | DC, DCB, DI, DIB | | | | | | |
| AM27C256-70 | LC, LCB, LI, LIB | | | | | | |
| AM27C256-90 | DC, DCB, DI, | | | | | | |
| AM27C256-120 | DIB, DE, DEB. | | | | | | |
| AM27C256-150 | LC, LCB, LI, | | | | | | |
| AM27C256-200 | LIB, LE, LEB | | | | | | |
| AM27C256-255 | LID, LE, LED | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | | | |
|--------------------|-------------|--|--|--|--|
| AM27C256-55 | | | | | |
| AM27C256-70 | | | | | |
| AM27C256-90 | IC DC EC | | | | |
| AM27C256-120 | JC, PC, EC, | | | | |
| AM27C256-150 | JI, PI, EI | | | | |
| AM27C256-200 | | | | | |
| AM27C256-255 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|------------|--|--|--|--|
| AM27C256-70 | | | | | |
| AM27C256-90 |] | | | | |
| AM27C256-120 | DV4 DU4 | | | | |
| AM27C256-150 | /BXA, /BUA | | | | |
| AM27C256-200 | ì | | | | |
| AM27C256-250 | 1 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C256 to an ultraviolet light source. A dosage of 15 W sec/cm² is required to completely erase an Am27C256. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C256 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C256

Upon delivery or after each erasure the Am27C256 has all 262,144 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C256 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, \overline{OE} is at V_{II}, and \overline{CE} is at V_{II}

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C256. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C256 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C256 may be common. A TTL low-level program pulse applied to an Am27C256 \overline{CE} input with V_{PP} = 12.75 V \pm 0.25 V, and

OE High will program that Am27C256. A high-level CE input inhibits the other Am27C256 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IH} , and V_{PP} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C256.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address like A9 of the Am27C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C256, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} –toe.

Standby Mode

The Am27C256 has a CMOS standby mode which reduces the maximum VCC current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at VCC \pm 0.3 V. The Am27C256 also has a TTL-standby mode which reduces the maximum VCC current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

2-40 Am27C256

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | AO | A9 | V _{PP} | Outputs |
|-------------------------|---|-------------|-----|-----|----|-----------------|---------|
| Read | | VIL | VIL | х | х | V _{cc} | Dout |
| Output Disable | *************************************** | х | ViH | х | х | Vcc | Hi-Z |
| Standby (TTL) | | Vін | х | х | х | Vcc | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | х | х | Vcc | Hi-Z |
| Program | | VIL | ViH | х | x | V _{PP} | Din |
| Program Verify | | Vін | VIL | х | х | V _{PP} | Dout |
| Program Inhibit | | ViH | ViH | х | х | V_{PP} | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | ViL | VIL | VIL | VH | Vcc | 01H |
| | Device Code | VIL | VIL | Vін | VH | V _{CC} | 10H |

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A1 A8 = A10 A14 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To Vss All pins except A9,VPP,Vcc |
| (Note 1)0.6 V to Vcc + 0.5 V |
| A9 and V _{PP} (Note 2)0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |
| |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input andI/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices | |
|----------------------------------|--------------------|
| Case Temperature (Tc) | 0°C to +70°C |
| Industrial (I) Devices | |
| Case Temperature (Tc) | –40°C to +85°C |
| Extended Commercial (E) | Devices |
| Case Temperature (Tc) | –55°C to +125°C |
| Military (M) Devices | |
| Case Temperature (Tc) | –55°C to +125°C |
| Supply Read Voltages | |
| V _{CC} for Am27C256-XX5 | +4.75 V to +5.25 V |
| V _{CC} for Am27C256-XX0 | +4.50 V to +5.50 V |
| | |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------------|--------------------------------------|---|------|-----------|------|
| Vон | Output HIGH Voltage | IOH = -400 μA | *************************************** | 2.4 | | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | V |
| Vін | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | v |
| lu | Input Load Current | VIN = 0 V to +VCC | | 1.0 | μА | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | C/I Devices | | 1.0 | |
| | | | E/M Devices | | 5.0 | μΑ |
| lcc ₁ | Vcc Active Current (Note 3) | CE = VIL, f = 10 MHz, lout = 0 mA | | 25 | mA | |
| ICC2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = Vcc ± 0.3 V | | | 100 | μА |
| IPP1 | Vpp Current During Read | CE = OE = VIL, VPP = VCC | | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C256 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

08007G-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

08007G-7



CAPACITANCE

| | Danamatan. | Test | CLV | 032 | CD\ | /028 | PL | 032 | PD | 028 | TS | 032 | |
|---------------------|--------------------------|------------|-----|-----|-----|------|-----|-----|-----|-----|-----|-----|------|
| Parameter Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | Vin = 0 | 11 | 14 | 8 | 12 | 8 | 12 | 6 | 10 | 10 | 12 | pF |
| Соит | Output Capacitance | Vout = 0 | 10 | 14 | 8 | 12 | 8 | 12 | 8 | 10 | 12 | 14 | рF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Par | ameter | | Parameter Test Description Conditions | | Am27C256 | | | | | | | |
|-------------|--------------------------|---|---------------------------------------|-----|----------|-----|-----|------|------|------|--------------|------|
| Sy JEDEC | mbols Standard | Parameter Description | | | -55 | -70 | -90 | -120 | -150 | -200 | -255 -250 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | _ | - | _ | - | _ | - | _ | |
| th var | IAGO | Output Delay | ViL | Мах | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | _ | - | - | _ | | | |
| IELUV | ICE | Output Delay | | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tgLQV | toE | Output Enable to | CE = VII | Min | _ | _ | _ | - | _ | _ | | |
| IGLGV | | Output Delay | | Max | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehoz. | tDF | Object Cooking UICH on | | Min | _ | _ | | | | | | |
| tGHQZ | (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxox | KQX TOH Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | <u> </u> | |
| | | Addresses, CE, or OE, whichever occurred first | | Мах | - | - | - | - | - | - | - | ns |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C256 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -55 and -70:

Output Load: 1 TTL gate and CL = 30 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and $C_L = 100 pF$


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM






08007G-9

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 and -70.

KEY TO SWITCHING TEST WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27C512

512 Kilobit (65,536 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 70 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- **■** JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 8 seconds

- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin TSOP, LCC and PLCC packages
- DESC SMD No. 5962-87648

GENERAL DESCRIPTION

The Am27C512 is a 512 K-bit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, TSOP and PLCC packages.


Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in a typical programming time of 8 seconds.

BLOCK DIAGRAM



Publication# 08140 Rev. G Amendment / 0 Issue Date: July 1993


PRODUCT SELECTOR GUIDE


| Family Part No. | | Am27C512 | | | | | | | | |
|---|-----|----------|------|------|------|------|--|--|--|--|
| Ordering Part No: V _{CC} ± 5% | -75 | | | | | -255 | | | | |
| Vcc ± 10% | | -90 | -120 | -150 | -200 | -250 | | | | |
| Max Access Time (ns) | 70 | 90 | 120 | 150 | 200 | 250 | | | | |
| CE (E) Access Time (ns) | 70 | 90 | 120 | 150 | 200 | 250 | | | | |
| OE (G) Access Time (ns) | 40 | 40 | 50 | 50 | 75 | 100 | | | | |

CONNECTION DIAGRAMS

DIP

Top View





PLCC/LCC

Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS

A0-A15 = Address Inputs

 \overline{CE} (\overline{E}) = Chip Enable Input

DQ0-DQ7 = Data Inputs/Outputs

DU = No External Connection

(Do Not Use)


NC = No Internal Connection

 \overline{OE} (\overline{G})/V_{PP} = Output Enable Input/ Program Supply Voltage

Vcc = Vcc Supply Voltage

 V_{SS} = Ground

LOGIC SYMBOL




(Note 2) NC DQ3 DQ4 DQ4

08140G-3

EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | |
|--------------------|-------------------|--|--|--|--|--|--|
| AM27C512-75 | DC, DCB, LC, LCB | | | | | | |
| AM27C512-90 | | | | | | | |
| AM27C512-120 | DC, DCB, DI, DIB, | | | | | | |
| AM27C512-150 | DE, DEB, LC, LCB, | | | | | | |
| AM27C512-200 | LI, LIB, LE, LEB | | | | | | |
| AM27C512-250 | L., LID, LL, LLD | | | | | | |
| AM27C512-255 | | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | | | |
|--------------------|--------------------------|--|--|--|--|
| AM27C512-90 | | | | | |
| AM27C512-120 | 20 10 50 | | | | |
| AM27C512-150 | PC, JC, EC PI, JI, EI | | | | |
| AM27C512-200 | F 1, U1, C1 | | | | |
| AM27C512-255 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Walid Combinations AM27C512-90 AM27C512-120 AM27C512-150 AM27C512-200 AM27C512-200 | | | | |
|---|------------|--|--|--|
| AM27C512-90 | | | | |
| AM27C512-120 | | | | |
| AM27C512-150 | /BXA, /BUA | | | |
| AM27C512-200 | | | | |
| AM27C512-250 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512

Upon delivery or after each erasure the Am27C512 has all 524,288 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the \overline{OE}/V_{PP} and \overline{CE} is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C512. This part of the algorithm is done at $V_{CC}=6.25\,V$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC}=5.25\,V$.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C512 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C512 may be common. A TTL low-level program pulse applied to an Am27C512 \overline{CE} input and $\overline{OE}/V_{PP}=12.75$ V \pm 0.25 V, will program that Am27C512. A high-level \overline{CE} input

inhibits the other Am27C512 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{CE}}$ at V_{IL} and $\overline{\text{OE}}/V_{PP}$ at V_{IL} . Data should be verified t_{DV} after the falling edge of $\overline{\text{CE}}$.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C512, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}/V_{PP}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs toe after the falling edge of \overline{OE}/V_{PP} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC}—toe.

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at V_{CC} \pm 0.3 V. The Am27C512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE}/V_{PP} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌE/Vpp | A 0 | A9 | Outputs |
|-------------------------|----------------------|-------------|--------|------------|----|---------|
| Read | | VIL | VIL | Х | х | Dout |
| Output Disable | | Х | ViH | Х | × | Hi-Z |
| Standby (TTL) | | VIH | Х | Х | х | Hi-Z |
| Standby (CMOS) | | Vcc + 0.3 V | Х | Х | х | Hi-Z |
| Program | | VIL | VPP | Х | Х | Din |
| Program Verify | | VIL | VIL | Х | Х | Dout |
| Program Inhibit | | Viн | Vpp | Х | Х | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | Vн | 01H |
| (14018-3) | Device Code | VIL | ViL | ViH | VH | 91H |

Notes:

- 1. $V_H = 12.0 \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A1-A8 = A10-A15 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperatur OTP Products All Other Products | e 65°C to +125°C s65°C to +150°C |
|--|--|
| Ambient Temperatur | |
| Voltage with Respec | ત્ર To Vss 9, |
| | 0.6 V to Vcc + 0.5 V |
| A9 and VPP | 0.6 V to +13.5 V |
| Vcc | 0.6 V to +7.0 V |
| | |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (Tc) 0°C to +70°C |
|---|
| Industrial (I) Devices Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages |
| V _{CC} for Am27C512-XX5 +4.75 V to +5.25 V |
| Vcc for Am27C512-XX0 +4.50 V to +5.50 V |
| Oneretian ranges define these limits between which the func |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit | |
|---------------------|--------------------------------|-------------------------|-------------|---|-----------|------|--|
| Vон | Output HIGH Voltage | Юн = −400 μА | | 2.4 | | v | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | *************************************** | 0.45 | V | |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | V | |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | V | |
| lu . | Input Load Current | VIN = 0 V to +Vcc | 7.510 | 1.0 | μА | | |
| | | | C/I Devices | | 1.0 | | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА | | |
| ICC1 | Vcc Active Current (Note 3) | CE = VIL, f = 10 MHz, | | 30 | mA | | |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1.0 | mA | | |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = Vcc ± 0.3 V | | | 100 | μА | |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C512 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

08140G-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

08140G-6



CAPACITANCE

| Parameter | | Test | CLV032 | | CDV028 | | PL 032 | | PD 028 | | |
|-----------|-----------------------|------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 9 | 12 | 10 | 12 | 9 | 12 | 6 | 10 | рF |
| Соит | Output Capacitance | Vout = 0 | 10 | 12 | 10 | 13 | 9 | 12 | 6 | 10 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, 4 and 5) (for APL Products, Group A, Subgroups 9,10, and 11 are tested unless otherwise noted)

| 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | | | | | . Am27C512 | | | | | | |
|---|-----------------|---|-----------|------------|------------|---------|----------|----------|--------------|----------|----|
| | | Test Conditions | | -75 | -90 | -120 | -150 | -200 | -255 -250 | Unit | |
| tavov | tacc | Address to Output Delay | CE = OE = | Min Max | - 70 | - 90 | - 120 | - 150 | 200 | _ 250 | ns |
| tELQV | tCE | Chip Enable to Output Delay | OE = VIL | Min Max | _ 70 | _ 90 | - 120 | _ 150 | 200 | _ 250 | ns |
| tgLQV | toE | Output Enable to Output Delay | CE = VIL | Min Max | _ 40 | - 40 | _ 50 | _ 50 | - 75 | - 75 | ns |
| tehqz tghqz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | _ 25 | 30 | 30 | 30 | 30 | 30 | ns |
| taxox | toн | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 - | 0 - | 0 - | <u> </u> | 0 - | <u> </u> | ns |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512 must not be removed from (or inserted into) a socket or board-when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs


5. For the Am27C512-75:

Output Load: 1 TTL gate and $C_L = 30 \text{ pF}$ Input Rise and Fall Times: 20 ns


Input Pulse Levels: 0 V to 3 V


Timing Measurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM






08140G-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -75 device.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- 1. OE/VPP may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tof is specified from OE or CE, whichever occurs first.

Am27C010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- **■** JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 16 seconds

- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- **■** High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Compact 32-pin DIP, PDIP, TSOP, LCC and PLCC packages
- DESC SMD No. 5962-89614

GENERAL DESCRIPTION

The Am27C010 is a 1 Megabit ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, TSOP, and PLCC packages.


Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C010 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C010 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in a typical programming time of 16 seconds.

BLOCK DIAGRAM



Publication# 10205 Rev. D Amendment /0 Issue Date: July 1993



PRODUCT SELECTOR GUIDE


| Family Part No. | Am27C010 | | | | | | | |
|-------------------------------|----------|------|------|------|------|------|--|--|
| Ordering Part No: Vcc ± 5% | -95 | -105 | | | | -255 | | |
| Vcc ± 10% | -90 | | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| CE (E) Access Time (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| OE (G) Access Time (ns) | 40 | 50 | 50 | 65 | 75 | 100 | | |


CONNECTION DIAGRAMS

Top View


DIP

PLCC/LCC





- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-Pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.



^{*}Contact local AMD sales office for package availability

PIN DESIGNATIONS

A0-A16

= Address Inputs

CE (E)

= Chip Enable

DQ0-DQ7

Data Inputs/Outputs

 \overline{OE} (\overline{G}) \overline{PGM} (\overline{P}) = Output Enable Input

Vcc

Program Enable InputVcc Supply Voltage


VPP

Program Supply Voltage

Vss

= Ground


LOGIC SYMBOL





ORDERING INFORMATION EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|---------------------------------------|--|--|--|--|--|
| AM27C010-90 | DO DOD DI DID | | | | | |
| AM27C010-95 | DC, DCB, DI, DIB, LC, LCB, LI, LIB | | | | | |
| AM27C010-105 | 20, 200, 21, 210 | | | | | |
| AM27C010-120 | | | | | | |
| AM27C010-150 | DC, DCB, DE, DEB, | | | | | |
| AM27C010-200 | DI, DIB, LC, LCB, | | | | | |
| AM27C010-255 | LI, LIB, LE, LEB | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|-------------|--|--|--|--|
| AM27C010-105 | | | | | |
| AM27C010-120 | 20 10 50 | | | | |
| AM27C010-150 | PC, JC, EC, | | | | |
| AM27C010-200 | PI, JI, EI | | | | |
| AM27C010-255 | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|------------|--|--|--|--|
| AM27C010-120 | | | | | |
| AM27C010-150 | | | | | |
| AM27C010-200 | /BXA, /BUA | | | | |
| AM27C010-250 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu\text{W/cm}^2\text{for 15 to 20 minutes}$. The Am27C010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C010 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C010

Upon delivery or after each erasure the Am27C010 has all 1,048,576 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C010 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C010. This part of the algorithm is done at $V_{CC} = 6.25 \, V$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} = 5.25 \, V$.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C010 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C010 may be common. A TTL low-level program pulse applied to an Am27C010 \overline{CE} input and $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$, \overline{PGM}

Low and $\overline{\text{OE}}$ High will program that Am27C010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C010 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C010.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C010, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc $-t_{OE}$.

Standby Mode

The Am27C010 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at V_{CC} \pm 0.3 V. The Am27C010 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.



Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1-µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-µF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | | CE | ŌĒ | PGM | AO | A9 | V _{PP} | Outputs |
|-----------------|----------------------|-------------|-----|-----|-----|----|-----------------|---------|
| Read | | ViL | VIL | х | Х | X | Vcc | Dout |
| Output Disable | | Х | ViH | x | х | Х | Vcc | Hi-Z |
| Standby (TTL) | | ViH | х | Х | х | Х | Vcc | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | Х | Vcc | Hi-Z |
| Program | | VIL | Vн | VIL | Х | Х | Vpp | Din |
| Program Verify | | VIL | VIL | Vін | Х | Х | Vpp | Dout |
| Program Inhibit | | Vıн | х | Х | Х | Х | Vpp | Hi-Z |
| Auto Select | Manufacturer Code | VIL | VIL | x | ViL | Vн | Vcc | 01H |
| (Note 3) | Device Code | VIL | VIL | Х | ViH | Vн | Vcc | 0E |

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A16 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To V_{SS} All pins except A9,V _{PP} ,V _{CC} . -0.6 V to $V_{CC}+0.5$ V |
| A9 and V _{PP} |
| Vcc0.6 V to +7.0 V |
| |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| Commercial (C) Devices Case Temperature (T _C) | 0°C to +70°C |
|--|-------------------------------|
| Industrial (I) Devices Case Temperature (T _C) | 40°C to +85°C |
| Extended Commercial (E) Case Temperature (T _C) | Devices 55°C to +125°C |
| Military (M) Devices Case Temperature (T _C) | –55°C to +125°C |
| Supply Read Voltages Vcc for Am27C010-XX5 | +4.75 V to +5.25 V |
| V _{CC} for Am27C010-XX0 | +4.50 V to +5.50 V |

Operating ranges define those limits between which the func-

Am27C010 2-67



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------|--------------------------|-------------|-----------|------|------|
| Vон | Output HIGH Voltage | Ioн = -400 μA | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ |
| Vıн | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ | |
| lLi | Input Load Current | Vin = 0 V to Vcc | | | 1.0 | μА |
| lLO | Output Leakage Current | Vout = 0 V to Vcc | | | 10 | μΑ |
| lcc1 | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 30 | |
| | (Note 3) | Iout = 0 mA | E/M Devices | | 60 | mA |
| ICC2 | Vcc TTL Standby Current | CE = ViH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = Vcc ± 0.3 V | | | 100 | μА |
| IPP1 | Vpp Current During Read | CE = OE = VIL, VPP = VCC | | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C010 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

10205D-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

10205D-7

CAPACITANCE

| Parameter | Parameter Test | | neter Parameter Test CI | | CL' | CLV032 CDV032 | | PL 032 | | PD 032 | | TS 032 | | |
|-----------|-----------------------|------------|-------------------------|-----|-----|---------------|-----|--------|-----|--------|-----|--------|------|--|
| Symbol | Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit | |
| Cin | Input Capacitance | VIN = 0 | 9 | 12 | 9 | 12 | 8 | 12 | 8 | 12 | 10 | 12 | ρF | |
| Соит | Output Capacitance | Vout = 0 | 11 | 14 | 13 | 15 | 11 | 14 | 11 | 14 | 12 | 14 | рF | |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Parameter Symbols | | | Am27C010 | | | | | | | | |
|----------------------|----------|--|--------------------|-----|------------|------|------|------|------|--------------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -95 -90 | -105 | -120 | -150 | -200 | -255 -250 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | - | _ | _ | | _ | - | |
| | | Output Delay | VIL | Мах | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tELQV | tCE | Chip Enable to | OE = VIL | Min | - | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to | CE = VIL | Min | - | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 40 | 50 | 50 | 65 | 75 | 75 | ns |
| tehoz | tor | Chip Enable HIGH or | | Min | - | _ | _ | _ | _ | - | |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Мах | 25 | 25 | 35 | 35 | 40 | 40 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | _ | _ | - | - | 1 | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C010 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


2-70 Am27C010

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27C1024

Advanced Micro Devices

1 Megabit (65,536 x 16-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 85 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- JEDEC-approved 40-Pin DIP and 44-Pin LCC pinouts
- Single +5 V power supply
- ±10% power supply tolerance available

- 100% Flashrite[™] programming
 - Typical programming time of 8 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- DESC SMD No. 5962-86805

GENERAL DESCRIPTION


The Am27C1024 is a 1 Mbit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 85 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in a typical programming time of 8 seconds.




Publication# 06780 Rev. G Amendment /0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C1024 | | | | | | | |
|---|-----------|-----|------|------|------|------|--|--|
| Ordering Part No: V _{CC} ± 5% | -85 | | | | | -255 | | |
| V _{CC} ± 10% | | -90 | -120 | -150 | -200 | -250 | | |
| Max Access Time (ns) | 85 | 90 | 120 | 150 | 200 | 250 | | |
| CE (E) Access Time (ns) | 85 | 90 | 120 | 150 | 200 | 250 | | |
| OE (G) Access Time (ns) | 45 | 45 | 50 | 65 | 75 | 100 | | |

CONNECTIONS DIAGRAMS

Top View



Notes:

- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS


A0-A15 = Address Inputs CE (E) Chip Enable DQ0-DQ15 =Data Inputs/Outputs OE (G) Output Enable Input

PGM = Program Enable Input Vcc Vcc Supply Voltage

 V_{PP} **Program Supply Voltage**


 V_{SS} Ground

LOGIC SYMBOL



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|-------------------|--|--|--|--|
| AM27C1024-85 | DC, DCB, DI, DIB, | | | | |
| AM27C1024-90 | LC, LCB, LI, LIB | | | | |
| AM27C1024-120 | DC, DCB, DI, | | | | |
| AM27C1024-150 | DIB, DE, DEB, | | | | |
| AM27C1024-200 | LCB, LIB, LE, | | | | |
| AM27C1024-255 | LEB, LC, LI | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|----------------|--|--|--|--|--|
| AM27C1024-90 | PC, JC | | | | | |
| AM27C1024-120 | | | | | | |
| AM27C1024-150 | PC. JC. Pl. JI | | | | | |
| AM27C1024-200 | PO, 30, PI, 31 | | | | | |
| AM27C1024-255 | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|------------|--|--|--|--|
| AM27C1024-120 | | | | | |
| AM27C1024-150 | | | | | |
| AM27C1024-170 | /BQA, /BUA | | | | |
| AM27C1024-200 | | | | | |
| AM27C1024-250 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 (Å)—with intensity of 12,000 $\mu W/cm^2$ for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery or after each erasure the Am27C1024 has all 1,048,576 bits in the "ONE" or HIGH state. "ZE-ROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL} .

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at $V_{CC}=6.25$ V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC}=V_{PP}=5.25$ V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C1024 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C1024 may be common. A \overline{TTL} low-level program pulse applied to an Am27C1024 \overline{CE} input with $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$, and

PGM Low will program that Am27C1024. A high-level CE input inhibits the other Am27C1024 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} and V_{PP} between 12.75 V \pm 0.25 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V open address the A9 of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = $V_{\rm IL}$) represents the manufacturer code, and byte 1 (A0 = $V_{\rm IH}$), the device code. For the Am27C1024, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum V_{CC} current to $100~\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3~V$. The Am27C1024 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.



Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌE | PGM | A0 | A 9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|-----|------------|-----|---------|
| Read | | VIL | VIL | Х | Х | х | Vcc | Dout |
| Output Disable | | х | ViH | Х | х | х | Vcc | Hi-Z |
| Standby (TTL) | | ViH | × | х | х | х | Vcc | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | × | х | х | × | Vcc | Hi-Z |
| Program | | VIL | X | VIL | х | × | VPP | DIN |
| Program Verify | | VIL | VIL | ViH | Х | х | VPP | Dout |
| Program Inhibit | | ViH | х | х | × | × | Vpp | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | ViH | VIL | Vн | Vcc | 01H |
| | Device Code | VIL | VIL | ViH | Vн | Vн | Vcc | 8CH |

- 1. $V_H = 12.0 \ V \pm 0.5 \ V$
- 2. X = Either VIH or VII
- 3. $A1-A8 = A0-A15 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except A9,V _{PP} ,V _{CC} . -0.6 V to V_{CC} + 0.5 V |
| A9 and V _{PP} 0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (T _C) 0°C to +70°C |
|--|
| Industrial (I) Devices Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (T _C)55°C to +125°C |
| Supply Read Voltages Vcc for Am27C1024-XX5 +4.75 V to +5.25 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

V_{CC} for Am27C1024-XX0 +4.50 V to +5.50 V



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit | | |
|---------------------|---|---|-------------|------|-----------|------------|--|
| Vон | Output HIGH Voltage | loн = -400 μA | | 2.4 | | ٧ | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ | |
| Vін | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ | | |
| lu | Input Load Current | VIN = 0 V to +Vcc | C/I Devices | | 1.0 | μА | |
| | 11888 | | E/M Devices | | 5.0 | μΛ | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | C/I Devices | | 1.0 | | |
| | | | E/M Devices | | 5.0 | μΑ | |
| ICC1 | V _{CC} Active Current (Note 3) | CE = V _{IL} , f = 5 MHz l _{OUT} = 0 mA | C/I Devices | | 30 | m A | |
| | (Note 5) | 1001 - 011114 | E/M Devices | | 50 | | |
| lcc2 | V _{CC} TTL Standby Current | CE = VIH | | 1.0 | mA | | |
| lcc3 | V _{CC} CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА | | |
| IPP1 | V _{PP} Current During Read | CE = OE = VIL, VPP = | Vcc | | 100 | μА | |

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C1024 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature $V_{CC} = 5.5$, f = 5 MHz

CAPACITANCE

| Parameter | | Test | CD | V040 | CLV | /044 | PD | 040 | PL | 044 | |
|-----------|-----------------------|------------|-----|-------------|-----|------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 9 | 12 | 8 | 12 | 7 | 12 | 8 | 10 | pF |
| Соит | Output Capacitance | Vout = 0 | 12 | 14 | 11 | 14 | 11 | 14 | 11 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| | meter nbols | | | | | Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual Manual | Am270 | C1024 | | | |
|-------|--------------------------|--|-----------------|-----|-----|---|-------|-------|------|--------------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -85 | -90 | -120 | -150 | -200 | -255 -250 | Unit |
| tavqv | tacc | Address to | CE = OE = VIL | Min | | | | | | | |
| | | Output Delay | | Max | 85 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tCE | Chip Enable to | OE = VIL | Min | | | | | | | |
| | | Output Delay | | Max | 85 | 90 | 120 | 150 | 200 | 250 | ns |
| tGLQV | LQV toE Output Enable to | CE = VIL | Min | | | | | | | | |
| | | Output Delay | | Max | 45 | 45 | 50 | 65 | 75 | 75 | ns |
| tehoz | tDF | Chip Enable HIGH or | | Min | _ | _ | _ | _ | _ | _ | ns |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Мах | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| | | Addresses, CE, or OE, whichever occurred first | | Max | | | | | | | |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs



SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




06780G-7

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING TEST WAVEFORMS



SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from OE or CE, whichever occurs first.

Am27C020

Advanced Micro Devices

2 Megabit (262,144 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 100 µA maximum CMOS standby current
- **■** JEDEC-approved pinout
 - Plug in upgrade of 1 Mbit EPROM
 - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mbits
- DESC SMD No. 5962-90912

GENERAL DESCRIPTION


The Am27C020 is a 2 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 256K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C020 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C020 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming times of 32 seconds.




Publication# 11507 Rev. D Amendment/0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C020 | | | | | | | |
|------------------------------|----------|------|------|------|------|------|--|--|
| Ordering Part No: Vcc ±5% | -95 | -105 | | | | -255 | | |
| Vcc ±10% | -90 | -100 | -120 | -150 | -200 | -250 | | |
| Max Access Time (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 40 | 50 | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS

Top View



Notes:


- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

PIN DESIGNATIONS LOGIC SYMBOL A0-A17 Address Inputs CE (E) Chip Enable Input A0-A17 DQ0-DQ7 Data Input/Outputs OE (G) = Output Enable Input DQ0-DQ7 PGM (P) Program Enable Input CE (E) Vcc = Vcc Supply Voltage PGM (P) VPP **Program Supply Voltage** OE (G) Vss = Ground 11507D-4



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|---------------------------------------|--|--|--|--|--|
| AM27C020-90 | | | | | | |
| AM27C020-95 | DO DOD DI DID | | | | | |
| AM27C020-100 | DC, DCB, DI, DIB, LC, LCB, LI, LIB | | | | | |
| AM27C020-105 | 20, 200, 21, 210 | | | | | |
| AM27C020-120 | | | | | | |
| AM27C020-150 | DC, DCB, DI, DIB, | | | | | |
| AM27C020-200 | DE, DEB, LCB, LIB, | | | | | |
| AM27C020-255 | LE, LEB, LC, LI | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27C020-100 | | | | | |
| AM27C020-105 | | | | | |
| AM27C020-120 | PC, JC, PI, JI | | | | |
| AM27C020-150 | FC, 3C, FI, 31 | | | | |
| AM27C020-200 | | | | | |
| AM27C020-255 | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|------------|--|--|--|--|
| AM27C020-120 | | | | | |
| AM27C020-150 | DV4 DU4 | | | | |
| AM27C020-200 | /BXA, /BUA | | | | |
| AM27C020-250 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C020. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C020 should be differently under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C020

Upon delivery, or after each erasure, the Am27C020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C020 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C020. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = VPP = 5.25 V.

Program Inhibit

Programming of multiple Am27C020s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C020 may be common. A TTL low-level program pulse applied to an Am27C020 $\overline{\text{CE}}$ input with V_{PP} = 12.75 V \pm 0.25 V, $\overline{\text{PGM}}$ LOW, and $\overline{\text{OE}}$ HIGH will program that Am27C020.

A high-level $\overline{\text{CE}}$ input inhibits the other Am27C020s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C020.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C020 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C020 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Am27C020 2-89



Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | PGM | AO | A 9 | Vpp | Outputs | |
|-------------------------|-------------------|-------------|-----|-----|-----|------------|-----|---------|--|
| Read | | VIL | VIL | Х | Х | Х | Х | Dout | |
| Output Disable | | VIL | ViH | Х | Х | Х | Х | High Z | |
| Standby (TTL) | | ViH | Х | Х | Х | Х | Х | High Z | |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | Х | Х | High Z | |
| Program | | VIL | ViH | VIL | Х | Х | Vpp | DIN | |
| Program Verify | | VIL | VIL | ViH | Х | Х | Vpp | Dout | |
| Program Inhibit | | ViH | Х | Х | Х | Х | VPP | High Z | |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | X | VIL | Vн | X | 01H | |
| | Device Code | VIL | VIL | Х | ViH | Vн | Х | 97H | |

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X can be either VII or VIH
- 3. $A1-A8 = A10-A17 = V_{IL}$

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature: OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|--|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to V_{SS} : All pins except A9, V_{PP} , and |
| Vcc (Note 1)0.6 V to Vcc + 0.6 V |
| A9 and V _{PP} (Note 2) |
| Vcc |

Notes:

- During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0
 V for periods of up to 20 ns. A9 and V_{PP} must not exceed
 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|---|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices |
| Case Temperature (Tc) −55°C to +125°C |
| Supply Read Voltages: |
| Vcc for Am27C020-XX5 +4.75 V to +5.25 V |
| Vcc for Am27C020-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

2-91



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 2 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| PRELIMINARY | | | | | | | | | | |
|---------------------|--------------------------------|--------------------------------------|-----------------------------|------|-----------|------|--|--|--|--|
| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit | | | | |
| Vон | Output HIGH Voltage | IOH = -400 μA | loн = −400 μA | | | ٧ | | | | |
| Vol | Output LOW Voltage | IOL = 2.1 mA | | | 0.45 | > | | | | |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | > | | | | |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | ٧ | | | | |
| lu | Input Load Current | Vin = 0 V to Vcc | | | 1.0 | μА | | | | |
| llo | Output Leakage Current | Vout = 0 V to Vcc | Vout = 0 V to Vcc | | 5.0 | | | | | |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, | C/I Devices | | 30 | μА | | | | |
| | | IOUT = 0 mA | E/M Devices | | 60 | | | | | |
| lcc2 | Vcc TTL Standby Current | CE = VIH, OE = VIL | CE = VIH, OE = VIL | | 1.0 | mA | | | | |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc + 0.3 V | CE = Vcc + 0.3 V | | 100 | μΑ | | | | |
| IPP1 | Vpp Supply Current (Read) | CE = OE = VIL, VPP | | 100 | μΑ | | | | | |

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C020 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

| Parameter | | | CDV032 | | OV032 CLV032 | | .V032 PD 032 | | PL 032 | | |
|-----------|-----------------------|-----------------|--------|-----|--------------|-----|--------------|-----|--------|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 V | 10 | 12 | 8 | 10 | 10 | 12 | 8 | 10 | pF |
| Соит | Output Capacitance | Vout = 0 V | 12 | 15 | 9 | 12 | 12 | 15 | 9 | 12 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| Parameter Symbols | | | | | | | | Am27C0 | 20 | | |
|-----------------------------|--|--|-----------------|------------|------------|--------------|------|--------|------|--------------|------|
| | Standard | Parameter Description | Test Conditions | | -95 -90 | -105 -100 | -120 | -150 | -200 | -255 -250 | Unit |
| tavqv | tacc | Address to Output Delay | CE = OE = VIL | Min Max | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min Max | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tgLQV | tOE | Output Enable to Output Delay | CE = VIL | Min Max | 40 | 50 | 50 | 55 | 60 | 75 | ns |
| teнqz, t _{внаz} | tDF Chip Enable HIGH (Note 2) or Output Enable | | Min | - | - | - | - | - | - | | |
| | | HIGH, whichever comes first, to Output Float | | Max | 25 | 30 | 30 | 30 | 40 | 60 | ns |
| taxqx | XOX tOH Output Hold from Addresses, CE, or | Min | 0 | 0 | 0 | 0 | 0 | 0 | 20 | | |
| | | OE, whichever occurred first | | Max | | | | | | | ns |

Notes:


- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C020 must not be removed from, or inserted into a socket or board when V_{PP} or V_{CC} is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 pF$,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 V to 2.4 V,

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V


Am27C020 2-93

SWITCHING TEST CIRCUIT



 $C_L = 100 pF$ including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORM



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from OE or CE, whichever occurs first.

Advanced Micro Devices

Am27C2048

2 Megabit (131,072 x 16-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- **■** JEDEC-approved pinout
 - Plug-in upgrade of 1 Mbit EPROM
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC

- Single +5 V power supply
- ±10 V power supply tolerance standard on most speeds
- 100% Flashrite[™] programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- **■** High noise immunity
- DESC SMD No. 5962-92140

GENERAL DESCRIPTION


The Am27C2048 is a 2 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C2048 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports AMD's Flash-rite programming algorithm (100 μ s pulses) resulting in typical programming time of 16 seconds.



Publication# 11407 Rev. D Amendment/0 Issue Date: July 1993


11407D-1

2-96

PRODUCT SELECTOR GUIDE

| Family Part No. | mily Part No. Am27C2048 | | | | | | | |
|------------------------------|-------------------------|------|------|------|------|------|--|--|
| Ordering Part No: Vcc ±5% | -95 | -105 | -125 | | | -255 | | |
| Vcc ±10% | -90 | -100 | -120 | -150 | -200 | -250 | | |
| Max Access Time (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 90 | 100 | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 40 | 50 | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS Top View




2. Don't use (DU) for PLCC.

11407D-3

PIN DESIGNATIONS

A0-A16 Address Inputs CE (E) Chip Enable Input DQ0-DQ15 Data Inputs/Outputs OE (G) Output Enable Input PGM (P) Program Enable Input Vcc Vcc Supply Voltage VPP Program Supply Voltage


 V_{SS} Ground





ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | | | | | |
|--------------------|---------------|--|--|--|--|--|--|
| AM27C2048-90 | | | | | | | |
| AM27C2048-95 | DC, DCB, DI, | | | | | | |
| AM27C2048-105 | LC, LCB, LI | | | | | | |
| AM27C2048-120 | | | | | | | |
| AM27C2048-125 | DC, DCB, DI, | | | | | | |
| AM27C2048-150 | DIB, DE, DEB, | | | | | | |
| AM27C2048-200 | LCB, LIB, LE, | | | | | | |
| AM27C2048-255 | LEB, LC, LI | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | |
|--------------------|----------------|--|--|--|--|--|--|
| AM27C2048-100 | | | | | | | |
| AM27C2048-105 | | | | | | | |
| AM27C2048-120 | | | | | | | |
| AM27C2048-125 | PC, JC, PI, JI | | | | | | |
| AM27C2048-150 | | | | | | | |
| AM27C2048-200 | | | | | | | |
| AM27C2048-255 | | | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | |
|--------------------|------------|--|--|--|--|--|--|
| AM27C2048-120 | | | | | | | |
| AM27C2048-150 | /DOA /DUA | | | | | | |
| AM27C2048-200 | /BQA, /BUA | | | | | | |
| AM27C2048-250 | | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C2048

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C2048 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C2048. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C2048, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C2048

Upon delivery, or after each erasure, the Am27C2048 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C2048 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C2048. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = VPP = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C2048s in parallel with different data is also easily accomplished. Except for

 $\overline{\text{CE}}$, all like inputs of the parallel Am27C2048 may be common. A TTL low-level program pulse applied to an Am27C2048 $\overline{\text{CE}}$ input with V_{PP} = 12.75 V \pm 0.25 V and $\overline{\text{PGM}}$ LOW will program that Am27C2048. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C2048 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$, at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C2048.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C2048. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C2048, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{OE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27C2048 also has a TTL-standby mode which re-



duce the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | PGM | AO | A 9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|-----|------------|-----|---------|
| Read | | VIL | VIL | Х | Х | Х | Х | Dout |
| Output Disable | | VIL | ViH | Х | Х | X | Х | High Z |
| Standby (TTL) | | Vін | Х | Х | Х | Х | x x | |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | X | Х | Х | Х | High Z |
| Program | | VIL | Х | VIL | Х | X | Vpp | DIN |
| Program Verify | | VIL | VIL | ViH | Х | X | Vpp | Dout |
| Program Inhibit | | ViH | Х | X | X | Х | Vpp | High Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | X | VIL | Vн | X | 01H |
| | Device Code | VIL | VIL | Х | ViH | Vн | Х | 98H |

Notes:

- 1. X can be either VIL or VIH.
- 2. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 3. $A1-A8 = A10-16 = V_{IL}$.

2-103

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature: OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|--|
| Ambient Temperature: with Power Applied55°C to +125°C |
| Voltage with Respect to V _{SS} : All pins except A9, V _{PP} , and |
| Vcc (Note 1)0.6 V to Vcc + 0.6 V |
| A9 and VPP (Note 2) $\dots \dots -0.6\ V$ to 13.5 V |
| Vcc0.6 V to 7.0 V |

Notes:

- During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| · · · · · · · · · · · · · · · · · · |
|--|
| Commercial (C) Devices |
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages: |
| Vcc for Am27C2048-XX5 +4.75 V to +5.25 V |
| Vcc for Am27C2048-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.




DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|-----------------------------|--------------------------------------|--------------------------|------|-----------|------|
| Vон | Output HIGH Voltage | Ioн = -400 μA | | 2.4 | | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | loL = 2.1 mA | | | ٧ |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | V |
| I LI | Input Load Current | VIN = 0 V to VCC | VIN = 0 V to VCC | | | μА |
| llo | Output Leakage Current | Vout = 0 V to Vcc | Vout = 0 V to Vcc | | | μА |
| ICC1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz. | C/I Devices | | 50 | μА |
| | (110.0 0) | IOUT = 0 mA | E/M Devices | | 60 | " |
| lcc2 | Vcc TTL Standby Current | CE = VIH | CE = VIH | | | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc + 0.3 V | CE = Vcc + 0.3 V | | | μА |
| IPP1 | Vpp Supply Current (Read) | CE = OE = VIL, VPI | CE = OE = VIL, VPP = VCC | | | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C2048 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.






Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

| Parameter | | Test | CD | / 044 | CLV | /044 | PD | 040 | PL | 044 | |
|-----------|-----------------------|------------|-----|--------------|-----|------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| CIN | Input Capacitance | VIN = 0 | 10 | 12 | 8 | 10 | 10 | 12 | 7 | 10 | рF |
| Соит | Output Capacitance | Vout = 0 | 12 | 15 | 10 | 12 | 12 | 15 | 12 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.



SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Parameter | | | | | Am27C2048 | | | | | | |
|-----------------------------|-------------------|--|-----------------|------------|------------|--------------|--------------|------|---------|--------------|------|
| | mbols Standard | Parameter Description | Test Conditions | | -90 -95 | -100 -105 | -120 -125 | -150 | -200 | -250 -255 | Unit |
| tavov | tacc | Address to Output Delay | CE = OE = VIL | Min Max | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tELQV | tCE | Chip Enable to Output Delay | OE = VIL | Min Max | 90 | 100 | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to Output Delay | CE = VIL | Min Max | 40 | 50 | 50 | 55 | 60 | 75 | ns |
| tehqz, t _{ghqz} | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | 0 25 | 0 30 | 0 30 | 30 | 0 40 | 0 60 | ns |
| taxox | tон | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 | 0 | 0 | 0 | 0 | 0 | ns |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C2048 must not be removed from, or inserted into a socket or board when V_{PP} or V_{CC} is applied.
- Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns,


Input Pulse Levels: 0.45 V to 2.4 V, Timing Measurement Reference Level—Inputs: 0.8 V and 2 V,

Outputs: 0.8 V and 2 V

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



11407D-8


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to tACC toE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27C040

4 Megabit (524,288 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- **■** JEDEC-approved pinout
 - Plug in upgrade of 1 Mbit EPROM and 2 Mbit EPROMs
 - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - Typical programming time of 1 minute
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages require no hardware change for upgrades to 8 Mbits
- DESC SMD No. 5962-91752

GENERAL DESCRIPTION


The Am27C040 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming time of 1 minute.



14971C-1




PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C040 | | | | | | |
|----------------------|----------|------|------|------|--|--|--|
| Ordering Part No: | | | | 1 | | | |
| Vcc ±5% | -105 | -125 | | | | | |
| Vcc ±10% | -100 | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | | | |
| CE (E) Access (ns) | 100 | 120 | 150 | 200 | | | |
| OE (G) Access (ns) | 40 | 50 | 65 | 75 | | | |

CONNECTION DIAGRAMS

Top View




Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

PIN DESIGNATIONS LOGIC SYMBOL A0-A18 Address Inputs CE (E)/PGM (P) Chip Enable Input A0-A18 DQ0-DQ7 Data Input/Outputs OE (G) Output Enable Input DQ0-DQ7 Vcc Vcc Supply Voltage V_{PP} Program Supply Voltage CE (E)/PGM (P) Vss Ground OE (G) 14971C-4

ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | | | |
|-------------------------------|---------------------------------------|--|--|--|--|--|--|--|--|
| AM27C040-100 DC, DCB, LC, LCB | | | | | | | | | |
| AM27C040-105 | DO DOD DI DID | | | | | | | | |
| AM27C040-120 | DC, DCB, DI, DIB, LC, LCB, LI, LIB | | | | | | | | |
| AM27C040-125 | 20, 200, 2., 2.0 | | | | | | | | |
| AM27C040-150 | DC, DCB, DE, DEB, | | | | | | | | |
| AM27C040-200 | DI, DIB, LC, LCB, LI, LIB, LE, LEB | | | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | | |
|--------------------|----------------|--|--|--|--|--|--|--|
| AM27C040-100 | | | | | | | | |
| AM27C040-105 | | | | | | | | |
| AM27C040-120 | DO 10 BL II | | | | | | | |
| AM27C040-125 | PC, JC, PI, JI | | | | | | | |
| AM27C040-150 | | | | | | | | |
| AM27C040-200 | | | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|------------|--|--|--|--|--|
| AM27C040-120 | | | | | | |
| AM27C040-150 | | | | | | |
| AM27C040-200 | /BXA, /BUA | | | | | |
| AM27C040-250 | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C040

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C040, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C040

Upon delivery, or after each erasure, the Am27C040 has all 4,194,304 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C040 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{CE/PGM}$ is at V_{IL} and \overline{OE} is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C040s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE/PGM}}$, all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040 $\overline{\text{CE/PGM}}$ input with Vpp = 12.75 V \pm 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C040. A high-level $\overline{\text{CE/PGM}}$ input inhibits the other Am27C040s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and $\overline{CE/PGM}$ at V_{IL} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C040.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE/PGM}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE/PGM}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE/PGM}}$ has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C040 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at Vcc \pm 0.3 V. The Am27C040 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE/PGM | ŌĒ | AO | A9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|----|-----|---------|
| Read | | VIL | VIL | Х | Х | Х | Douт |
| Output Disable | | VIL | Vін | Х | X | X | High Z |
| Standby (TTL) | | ViH | Х | Х | Х | Х | High Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | Х | High Z |
| Program | | VIL | Vін | X | Х | Vpp | DIN |
| Program Verify | | VIL | VIL | Х | Х | Vpp | Dout |
| Program Inhibit | | ViH | Х | Х | Х | Vpp | High Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | Vн | Х | 01H |
| | Device Code | VIL | VIL | ViH | Vн | Х | 9BH |

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X can be either VIL or VIH
- 3. $A1-A8 = A10-A18 = V_{1L}$



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature: OTP Products65°C to +125°C |
|--|
| All Other Products65°C to +150°C |
| Ambient Temperature |
| with Power Applied55°C to +125°C |
| Voltage with Respect to V _{SS} : |
| All pins except A9, VPP, and |
| Vcc (Note 1)0.6 V to Vcc + 0.6 V |
| A9 and VPP (Note 2) $\dots \dots -0.6 \ V$ to 13.5 V |
| Vcc0.6 V to 7.0 V |

Notes:

- During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0
 V for periods of up to 20 ns. A9 and V_{PP} must not exceed
 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|---|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages: |
| Vcc for Am27C040-XX5 +4.75 V to +5.25 V |
| Vcc for Am27C040-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | Test Conditions | | | Unit | |
|---------------------|--------------------------|-------------------------|--------------------------|------|-----------|------|--|
| Voн | Output HIGH Voltage | IOH = -400 μA | | 2.4 | | ٧ | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | ٧ | |
| lLi | Input Load Current | Vin = 0 V to Vcc | C/I Devices | | 1.0 | | |
| | | | E/M Devices | | 5.0 | μА | |
| llo | Output Leakage Current | Vout = 0 V to Vcc | C/I Devices | | 5.0 | μΑ | |
| | | | E/M Devices | | 10.0 | ا ا | |
| lcc1 | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 40 | | |
| | (Note 3) | IOUT = 0 mA | E/M Devices | | 60 | mA | |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA | |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = Vcc ± 0.3 V | <u>CE</u> = Vcc ± 0.3 V | | | μА | |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = | CE = OE = VIL, VPP = VCC | | | μА | |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27C040 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz



CAPACITANCE

| Parameter | | | CDV032 | | CLV032 | | PD 032 | | PL 032 | | <u> </u> |
|-----------|-----------------------|-----------------|--------|-----|--------|-----|--------|-----|--------|-----|----------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 V | 10 | 12 | 8 | 10 | 10 | 12 | 8 | 10 | pF |
| Cout | Output Capacitance | Vout = 0 V | 12 | 15 | 9 | 12 | 12 | 15 | 9 | 12 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| | Parameter | | | | Am27C040 | | | | | | |
|----------------|-----------------------------|--|-----------------|------------|--------------|--------------|------|------|--------------|------|--|
| | mbols Standard | Parameter Description | Test Conditions | | -105 -100 | -125 -120 | -150 | -200 | -255 -250 | Unit | |
| tavqv | tacc | Address to Output Delay | CE = OE = VIL | Min Max | 100 | 120 | 150 | 200 | 250 | ns | |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min Max | 100 | 120 | 150 | 200 | 250 | ns | |
| tgLQV | toe | Output Enable to Output Delay | CE = VIL | Min Max | 40 | 50 | 55 | 60 | 60 | ns | |
| tehaz tghaz | t _{DF} (Note 2) | Chip Enable HIGH or Output Enable | | Min | 0 | 0 | 0 | 0 | 0 | | |
| | | HIGH, whichever comes first, to Output Float | | Max | 30 | 30 | 30 | 40 | 60 | ns | |
| taxox | tон | Output Hold from Addresses, CE, or | | Min | 0 | 0 | 0 | 0 | 0 | ns | |
| | | OE, whichever occurred first | | Max | | | | | | 115 | |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C040 must not be removed from, or inserted into a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 V to 2.4 V,


Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORM



- Notes:
- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from OE or CE, whichever occurs first.

Am27C400

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- **■** Fast access time
 - 100 ns
- **■** Low power consumption
 - 100 µA maximum CMOS standby current
- **■** Industry standard pinout:
 - ROM compatible
 - 44-pin LCC, and PLCC packages provide easy upgrade to 8 Mbits, DIP upgrades require a 40to 42-pin conversion
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds
- 100% Flashrite™ programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION


The Am27C400 is a 4 Mbit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 4 Mbit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 512K by 8-bit memory or a 256K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic packages as well as plastic one time programmable (OTP) packages for both through hole and surface mount applications.

Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C400 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C400 supports AMD's Flash-riteTM programming algorithm (100 μs pulses) resulting in typical programming times of 32 seconds.




Publication# 15573 Rev. B Amendment /0 Issue Date: July 1993



PRODUCT SELECTOR GUIDE


| Family Part No. | Am27C400 | | | | | | | |
|-------------------------|----------|------|------|------|------|--|--|--|
| Ordering Part No: | | T | | | | | | |
| V _{CC} ± 5% | -105 | -125 | j | | -255 | | | |
| V _{CC} ± 10% | -100 | -120 | -150 | -200 | -250 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| CE (E) Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| OE (G) Access Time (ns) | 50 | 50 | 65 | 75 | 100 | | | |

CONNECTION DIAGRAM




Notes:

- 1. Inner ring of numbers correspond to the package pins
- 2. JEDEC nomenclature is in parenthesis



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Com | binations |
|--------------|-------------------|
| AM27C400-100 | DC, DCB, DI, DIB, |
| AM27C400-105 | LC, LCB, LI, LIB |
| AM27C400-120 | |
| AM27C400-125 | DC, DCB, DI, DIB, |
| AM27C400-150 | LC, LCB, LI, LIB |
| AM27C400-200 | DE, DEB, LE, LEB |
| AM27C400-255 | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Comb | oinations |
|--------------|----------------|
| AM27C400-120 | |
| AM27C400-125 | |
| AM27C400-150 | PC, JC, PI, JI |
| AM27C400-200 | |
| AM27C400-255 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Con | nbinations |
|--------------|------------|
| AM27C400-120 | |
| AM27C400-150 | /BUA. /BXA |
| AM27C400-200 | /BUA, /BAA |
| AM27C400-250 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C400

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C400 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C400. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2,537 Å—with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C400 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C400 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C400 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C400

Upon delivery or after each erasure the Am27C400 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C400 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}/\text{PGM}}$ is at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C400. This part of the algorithm is done at $V_{CC}=6.25 \ V$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC}=V_{PP}=5.25 \ V$.

Please refer to Section 6.0 for programming and flow chart characteristics.

Program Inhibit

Programming of multiple Am27C400s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C400 may be common. A TTL low-level program pulse applied to

an Am27C400 $\overline{\text{CE/PGM}}$ input with V_{PP} = 12.75 V \pm 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C400. A high-level $\overline{\text{CE/PGM}}$ input inhibits the other Am27C400 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ at V_{IL} , $\overline{\text{CE/PGM}}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C400.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C400. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V $_{\rm IL}$ to V $_{\rm IH}$. All other address lines must be held at V $_{\rm IL}$ during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C400, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}/\text{PGM}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}/\text{PGM}}$ to output (tcE). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}/\text{PGM}}$ has been LOW and addresses have been stable for at least tacc –toe.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A0–A17 will address 256K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0–DQ7.

Standby Mode

The Am27C400 has a CMOS standby mode which reduces the maximum V_{CC} current to $100~\mu A.$ It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at $V_{CC}\pm 0.3~V.$ The Am27C400 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that CE/PGM be decoded and used

It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE/PGM | ŌĒ | AO | A 9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|------------|-----|---------|
| Read | | VIL | VIL | Х | Х | Х | Douт |
| Output Disable | | VIL | ViH | Х | Х | Х | Hi-Z |
| Standby (TTL) | | VIH | Х | Х | Х | Х | Hi-Z |
| Standby (CMC | OS) | Vcc ± 0.3 V | Х | Х | Х | Х | Hi-Z |
| Program | | VIL | ViH | Х | Х | Vpp | Din |
| Program Verify | | Viн | VIL | Х | Х | Vpp | Dout |
| Program Inhibit | | VIH | ViH | Х | Х | Vpp | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | VH | Х | 01H |
| | Device Code | VIL | VIL | Vін | Vн | Х | 9DH |

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. $X = Either V_{IH} or V_{IL}$
- 3. $A1-A8 = A0-A17 = V_{IL}$



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To Vss All pins except A9,VPP,Vcc . -0.6 V to Vcc + 0.6 V |
| A9 and V _{PP} 0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot $V_{\rm SS}$ to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{\rm CC}$ + 0.5 V which may overshoot to $V_{\rm CC}$ + 2.0 V for periods up to 20 ns.
- 2. For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| | nmercial (C) Devices tase Temperature (T ₀) 0°C to +70°C |
|-----------|--|
| | strial (I) Devices ase Temperature (Tc)40°C to +85°C |
| Exte C | nded Commercial (E) Devices ase Temperature (T _C)55°C to +125°C |
| Milita | ary (M) Devices ase Temperature (T _C)55°C to +125°C |
| Supp | oly Read Voltages |
| V | cc for Am27C400-XX5 +4.75 V to +5.25 V |
| V | cc for Am27C400-XX0 +4.50 V to +5.50 V |
| Opera | ating ranges define those limits between which the func- |

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------|--------------------------|-------------|-----------|-----|------|
| Vон | Output HIGH Voltage | IOH = -400 μA | 2.4 | | V | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ | |
| lLI | Input Load Current | VIN = 0 V to +VCC | | 1.0 | μА | |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА | |
| lcc1 | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 40 | mA |
| | (Note 3) | IOUT = 0 mA | E/M Devices | | 60 | "" |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | | 100 | μА |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = VCC | | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C400 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE/V_{PP}} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

15573B-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15573B-6



CAPACITANCE

| Parameter | arameter Test | | er Test CDV040 | | CLV044 | | PD 040 | | PL 044 | | Γ |
|-----------|-----------------------|------------|----------------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 9 | 12 | 9 | 11 | 6 | 8 | 9 | 11 | pF |
| Соит | Output Capacitance | Vout = 0 | 12 | 15 | 13 | 15 | 9 | 11 | 13 | 15 | рF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| Parameter Symbols | | | | Am27C400 | | | | | | |
|----------------------|-----------------|---|--------------------|------------|--------------|--------------|--------------|---------------|-------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -105 -100 | -125 -120 | -155 -150 | -200 | -255 | Unit |
| tavqv | tacc | Address to Output Delay | CE = OE = | Min Max | _ 100 | _ 120 | _ 150 | _ 200 | _ | ns |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min | 100 | 120 | _ 150 | _ _ 200 | | ns |
| tGLQV | toe | Output Enable to Output Delay | CE = VIL | Min Max | _ 50 | _ 50 | _ 55 | _ 60 | | ns |
| tehaz, tghaz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | 30 | 30 | 30 | 40 | - 60 | ns |
| taxox | tон | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 - | 0 - | 0 - | 0 - | 0 – | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C400 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27C4096

4 Megabit (262,144 x 16-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- JEDEC-approved pinout
 - Plug in upgrade of 1 Mbit and 2 Mbit EPROMs
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC

- Single + 5 V power supply
- ± 10% power supply tolerance standard on most speeds
- 100% FlashriteTM programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION

The Am27C4096 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 256K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C4096 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C4096 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMDs CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C4096 supports AMD's FlashriteTM programming algorithm (100 µs pulses) resulting in typical programming times of 32 seconds.

BLOCK DIAGRAM




11408C-1

Publication# 11408 Rev. C Amendment /0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE

| Family Part No. | | Am27C4096 | | | | | | |
|-------------------------|------|-----------|------|------|------|--|--|--|
| Ordering Part No: | | | | | | | | |
| Vcc ± 5% | -105 | -125 | | | -255 | | | |
| Vcc ±10% | -100 | -120 | -150 | -200 | -250 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| CE (E) Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| OE (G) Access Time (ns) | 50 | 50 | 65 | 75 | 100 | | | |


CONNECTION DIAGRAMS



PIN DESIGNATIONS

= Ground


LOGIC SYMBOL



Vss

ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Com | Valid Combinations | | | | | |
|---------------|------------------------------|--|--|--|--|--|
| AM27C4096-100 | DC, DCB, | | | | | |
| AM27C4096-105 | DI, DIB, LC, LCB, LI, LIB | | | | | |
| AM27C4096-120 | DC, DCB, DE. | | | | | |
| AM27C4096-125 | DEB, DI, DIB, | | | | | |
| AM27C4096-150 | LC, LCB, LI, LIB, LE, LEB | | | | | |
| AM27C4096-200 | LID, LE, LED | | | | | |
| AM27C4096-255 | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | | |
|--------------------|----------------|--|--|--|
| AM27C4096-120 | | | | |
| AM27C4096-125 | PC, JC, PI, JI | | | |
| AM27C4096-150 | FO, 30, FI, 31 | | | |
| AM27C4096-200 | | | | |
| AM27C4096-255 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

MILITARY ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|--------------|--|--|--|--|
| AM27C4096-120 | | | | | |
| AM27C4096-150 | /BXA, /BUA | | | | |
| AM27C4096-200 |) ABAM, ABOM | | | | |
| AM27C4096-250 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing The Am27C4096

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C4096 to an ultraviolet light source. A dosage of 15 W seconds/cmε is required to completely erase an Am27C4096. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27C4096 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C4096 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C4096 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C4096

Upon delivery or after each erasure the Am27C4096 has all 4,194,304 bits in the "ONE" or HIGH state. "ZE-ROs" are loaded into the Am27C4096 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}/\text{PGM}}$ is at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C4096. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics

Program Inhibit

Programming of multiple Am27C4096 in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C4096 may be common. A TTL low-level program pulse applied to an Am27C4096 CE/PGM input with VPP = 12.75 V ±

0.25 V and OE HIGH will program that Am27C4096. A high-level CE/PGM input inhibits the other Am27C4096 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , $\overline{CE/PGM}$ at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C4096.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1(A0 = V_{IH}), the device identifier code. For the Am27C4096, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable $(\overline{\text{CE/PGM}})$ is the power control and should be used for device selection. Output Enable $(\overline{\text{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from $\overline{\text{CE/PGM}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE/PGM}}$ has been LOW and addresses have been stable for at least tACC – toe.

Standby Mode

The Am27C4096 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at Vcc \pm 0.3 V. The Am27C4096 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1–µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7–µF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE/PGM | ŌĒ | A0 | A 9 | Vpp | Outputs |
|-----------------|-------------------|-------------------------|-----------------|-----|----------------|----------|------------------|
| Read | | VIL | V _{IL} | Х | Х | Х | D _{OUT} |
| Output Disable | | V _{IL} | V _{IH} | Х | Х | Х | Hi–Z |
| Standby (TTL) | | V _{IH} | Х | Х | Х | Х | Hi–Z |
| Standby (CMOS) | | V _{CC} ± 0.3 V | Х | х | Х | х | Hi–Z |
| Program | | VIL | V _{IH} | х | Х | V_{PP} | Din |
| Program Ve | erify | V _{IH} | VIL | х | Х | V_{PP} | D _{OUT} |
| Program Inhibit | | V _{IH} | V _{IH} | х | Х | V_{PP} | Hi–Z |
| Auto Select | Manufacturer Code | V _{IL} | VıL | ViH | Vн | Х | O1H |
| (Note 3) | Device Code | VıL | V _{IL} | VIH | V _H | Х | 19H |

Notes:

- 1 $X = Either V_{IH} or V_{II}$
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A1-A8 = A10-A17 = V_{IL}$
- 4. See DC Programming Characteristics for V_{PP} voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temp OTP Products | erature: 65°C to +125°C |
|-------------------------------|--------------------------------|
| All Other Prod | ucts65°C to +150°C |
| Ambient Temp with Power Ap | erature plied55°C to +125°C |
| Voltage with R | espect to Vss: |
| All pins except | |
| and Vcc (Note | e 1)0.6 V to Vcc + 0.6 V |
| A9 and VPP (N | ote 2)0.6 V to 13.5 V |
| Vcc | -0.6 V to 7.0 V |

Notes:

- 1. During transitions, the inputs may overshoot $V_{\rm SS}$ to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to $V_{\rm CC}$ + 2.0 V for periods of up to 20 ns
- During transitions, A9 and V_{PP} may overshoot V_{SS} to −2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|--|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices |
| Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages: |
| Vcc for Am27C4096-XX5 +4.75 V to +5.25 \ |
| Vcc for Am27C4096-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6, and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|----------------------------|--|-------------|----------|------|------|
| Vон | Output HIGH Voltage | loн = 400 μA | 2.4 | | V | |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | 2.0 | Vcc +0.5 | > | |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | > |
| lu | Input Load Current | Vin = 0 V to Vcc | | 1.0 | μА | |
| llo | Output Leakage Current | | | | 5.0 | μΑ |
| lcc ₁ | Vcc Active Current | CE = VIL, f = 5 MHz | C/I Devices | | 50 | μА |
| | (Note 3) | OUT = 0 mA | E/M Devices | | 60 | |
| lcc2 | Vcc TTL Standby | CE = VIH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby | $\overline{\text{CE}} = V_{\text{cc}} \pm 0.3 \text{ V}$ | | 100 | μА | |
| IPP1 | VPP Current During Read | CE = OE = V _{IL} , V _{PP} = V _C | | 100 | μА | |

Notes:

- 1. V_{CC} must be simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27C4096 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V during transitions, the inputs may overshoot -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

15573B-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15573B-6



CAPACITANCE

| Parameter | Parameter | Test | CDV040 | | CLV044 | | PD040 | | PL044 | | |
|-----------|--------------------|------------------------|--------|-----|--------|-----|-------|-----|-------|-----|------|
| Symbol | Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | $V_{IN} = 0 V$ | 10 | 13 | 10 | 13 | 6 | 8 | 10 | 13 | pF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 10 | 13 | 13 | 15 | 8 | 10 | 12 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $TA = +25^{\circ}C$, f = 1 MHz

Switching CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| Parameter Symbols | | | Am27C | | | | | C4096 | | | |
|--|-----------------------------|--|----------------------|-----|-------|-------|------|-------|-------|------|--|
| | | | | | -105, | -125, | | | -255, | | |
| JEDEC | Standard | Parameter Description | Test Conditions | | -100 | -120 | -150 | -200 | -250 | Unit | |
| Avav | tacc | Address to | CE = OE | Min | - | _ | - | _ | _ | | |
| | | Output Delay | = V _{IL} | Max | 100 | 120 | 150 | 200 | 250 | ns | |
| telav | t _{CE} | Chip Enable to | OE = V _{IL} | Min | _ | _ | _ | _ | _ | | |
| | | Output Delay | | Max | 100 | 120 | 150 | 200 | 250 | ns | |
| t _{GLQV} | toE | Output Enable to | CE = V _{IL} | Min | _ | _ | - | _ | _ | | |
| | | Output Delay | | Max | 50 | 50 | 55 | 60 | 60 | ns | |
| t _{EHQZ} , t _{GHQZ} | t _{DF} (Note 2) | Chip Enable HIGH or Output Enable HIGH, | | Min | _ | - | _ | - | - | | |
| | | whichever comes first, to Output Float | | Max | 30 | 40 | 40 | 40 | 60 | ns | |
| taxox | t _{OH} | Output Hold from Addresses, CE, or | | Min | 0 | 0 | 0 | 0 | 0 | | |
| | | OE, whichever ocurred first | | Max | - | - | _ | - | - | ns | |


Notes.

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C4096 must not be removed from (or inserted into) a socket or board when V_{PP} or V_{CC} is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 V to 2.0 V


Outputs: 0.8 V to 2.0 V

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | M ay Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORM



Notes:

- 1. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the falling edge of the addresses without impact on t_{ACC}.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

11408C-9

Advanced Micro Devices

Am27C080

8 Megabit (1,048,576 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- JEDEC-approved pinout
 - Plug in upgrade of 1-, 2-, 4-Mbit EPROMs
 - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply

- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of less than 2 minutes
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, and PLCC packages

GENERAL DESCRIPTION

The Am27C080 is an 8 Mbit ultraviolet erasable programmable read-only memory. It is organized as 1,048K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C080 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C080 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming times of less than 2 minutes.

BLOCK DIAGRAM




Publication# 15453 Rev. B Amendment/0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE

| Family Part No. | | Am27C080 | | | | | | |
|-------------------------------|------|----------|------|------|------|--|--|--|
| Ordering Part No: Vcc ± 5% | -105 | | | | -255 | | | |
| Vcc ± 10% | -100 | -120 | -150 | -200 | -250 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| CE (E) Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | | |
| OE (G) Access Time (ns) | 50 | 50 | 65 | 75 | 100 | | | |

CONNECTION DIAGRAMS Top View

DIP 32 A19 🛘 □ v_{cc} A16 2 31 A18 A15 🛛 3 30 A17 A12 ∏ 29 A14 28 A13 Α7 5 27 A8 A6 🛮 6 26 N A9 A5 **∏** 7 25 A11 A4 [8 АЗ П 9 24 🛮 OE (G)/VPP A2 ∏ 23 A10 10 A1 11 22 CE (E)/PGM (P) A0 **∏** 12 21 DQ7 20 DQ6 DQ0 [DQ1 [19 DQ5 DQ2 [18 DQ4 15 17 DQ3 V_{SS} 16 15453B-2 Note:



1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0-A19

= Address Inputs

 \overline{CE} $(\overline{E})/\overline{PGM}$ (\overline{P}) = Chip Enable

DQ0-DQ7

= Data Inputs/Outputs

OE (G)/VPP

= Output Enable Input/

Program Supply Voltage


Vcc

= V_{CC} Supply Voltage

 V_{SS}

= Ground

LOGIC SYMBOL




15453B-3

Am27C080



EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | | |
|--------------------|------------------------------|--|--|--|
| AM27C080-100 | DC. DI | | | |
| AM27C080-105 | DO, DI | | | |
| AM27C080-120 | DC, DCB, DI, DIB | | | |
| AM27C080-150 | DO DOD DI DID | | | |
| AM27C080-200 | DC, DCB, DI, DIB, DE, DEB | | | |
| AM27C080-255 | 02,020 | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27C080-120 | | | | | |
| AM27C080-125 | | | | | |
| AM27C080-150 | PC, JC, PI, JI | | | | |
| AM27C080-200 | | | | | |
| AM27C080-255 | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Com | nbinations |
|--------------|------------|
| AM27C080-150 | |
| AM27C080-200 | /BXA |
| AM27C080-250 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27C080

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C080 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C080. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 $\mu W/cm^2$ for 15 to 20 minutes. The Am27C080 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C080 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C080 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C080

Upon delivery or after each erasure the Am27C080 has all 8,388,608 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C080 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the $\overline{OE/V_{PP}}$ and $\overline{CE/PGM}$ is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C080. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6.0 for programming flow charts and characteristics.

Program Inhibit

Programming of multiple Am27C080 in parallel with different data is also easily accomplished. Except for $\overline{\text{CE/PGM}}$, all like inputs of the parallel Am27C080 may be common. A TTL low-level program pulse applied to an Am27C080 $\overline{\text{CE/PGM}}$ input and $\overline{\text{OE/VPP}} = 12.75 \text{ V} \pm$

0.25 V, will program that Am27C080. A high-level CE/PGM input inhibits the other Am27C080 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{CE/PGM}}$ at V_{IL} and $\overline{\text{OE/VPP}}$ at V_{IL} .

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C080.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V open address the A9 of the Am27C080. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C080, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C080 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE/PGM}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE/V}_{PP}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE/PGM}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE/V}_{PP}}$, assuming that $\overline{\text{CE/PGM}}$ has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C080 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{CE/PGM}$ is at $V_{CC}\pm0.3$ V. The Am27C080 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{CE/PGM}$ is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE}/V_{PP} input.

2-150 Am27C080



Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus connection will not occur

It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE/V_{PP}}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE/PGM | ŌĒ/Vpp | A 0 | A9 | Outputs |
|-----------------|----------------------|-------------|--------|------------|----|---------|
| Read | | VIL | VIL | A 0 | A9 | Dout |
| Output Disable | | х | ViH | Х | х | Hi-Z |
| Standby (TTL) | | ViH | Х | Х | х | Hi-Z |
| Standby (CMOS) | | Vcc + 0.3 V | х | Х | x | Hi-Z |
| Program | | VIL | Vpp | A 0 | A9 | Din |
| Program Verify | | VIL | VIL | Х | Х | Dout |
| Program Inhibit | | ViH | Vpp | Х | X | Hi-Z |
| Auto Select | Manufacturer Code | VIL | VIL | VIL | Vн | 01H |
| (Note 3) | Device Code | ViL | VIL | ViH | Vн | 1CH |

Notes:

- 1. $V_{IH} = 12.0 \pm 0.5 \text{ V}$
- 2. $X = Either V_{IH} or V_{IL}$
- 3. $A1-A8 = A10-A19 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| | 65°C to +125°C 65°C to +150°C |
|---|----------------------------------|
| Ambient Temperature with Power Applied | –55°C to +125°C |
| Voltage with Respect 7 All pins except A9, | Ō V _{SS} |
| V _{PP} ,V _{CC} | 0.6 V to Vcc + 0.6 V |
| A9 and VPP | 0.6 V to +13.5 V |
| V _{CC} | 0.6 V to +7.0 V |

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot $V_{\rm SS}$ to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{\rm CC}$ + 0.5 V which may overshoot to $V_{\rm CC}$ + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (Tc) 0°C to +70°C |
|---|
| Industrial (I) Devices Case Temperature (Tc) -40° C to $+85^{\circ}$ C |
| Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (T _C)55°C to +125°C |
| Supply Read Voltages |
| V _{CC} for Am27C080-XX5 +4.75 V to +5.25 V |
| V _{CC} for Am27C080-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am27C080

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------|--------------------------|--------------------|--|-----------|------|
| Vон | Output HIGH Voltage | loн = −400 μA | 2.4 | | V | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | V |
| lu | Input Load Current | Vin = 0 V to +Vcc | | | 1.0 | μА |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | Vout = 0 V to +Vcc | | 5.0 | μА |
| Icc ₁ | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 40 | μА |
| | (Note 3) | IOUT = 0 mA | E/M Devices | 2.4 0.45 2.0 Vcc + 0.5 -0.5 +0.8 1.0 5.0 | μ, | |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| lссз | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | | 100 | μА |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = VCC | | | 100 | μА |

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C080 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. ICC1 is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15453B-5

15453B-6



CAPACITANCE

| Parameter | | | CDV032 | | PL 032 | | PD 032 | | |
|-----------|-----------------------|-----------------|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 7 | 12 | 7 | 12 | 7 | 12 | pF |
| Соит | Output Capacitance | Vout = 0 | 12 | 16 | 12 | 16 | 12 | 16 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| | meter | | | | | - | 4m27C0 | 80 | | | |
|--------------|----------|--|--------------------|------------|---------------|----------|-------------------|---------------|--------------|------|--|
| Sym JEDEC | Standard | Parameter Description | Test Conditions | | -105 -100 | -120 | -150 | -200 | -255 -250 | Unit | |
| tavov | tacc | Address to Output Delay | CE = OE = | Min Max | _ 100 | _ 120 | _ 150 | _ 200 | _ 250 | ns | |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min Max | _ _ 100 | _ 120 | _ _ 150 | _ _ 200 | 250 | | |
| tGLQV | toe | Output Delay Output Enable to Output Delay | CE = VIL | Min Max | _ _ 50 | - 50 | _ _ _ 55 | _ _ 60 | | ns | |
| tehoz | tDF | Chip Enable HIGH or | | Min | - | - | - | - | - | 115 | |
| tgнqz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 40 | 40 | 40 | 40 | 60 | ns | |
| taxqx | toн | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 - | 0 - | 0 - | 0 - | <u> </u> | ns | |

Notes:


- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C080 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

2-154 Am27C080

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

15453B-8




KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|---------------------------------------|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care Any Change Permitted | Changing State Unknown |
| >> | Does Not Apply | Center Line is High Impedence "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE}/V_{PP} may be delayed up to t_{ACC} t_{OE} after the falling edge of the addresses without impact on t_{ACC} .
- 2. t_{OE} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27C800

Advanced Micro Devices

8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 120 ns
- Low power consumption
 - 100 µA maximum CMOS standby current
- Industry standard pinout:
 - ROM compatible
 - 42-pin DIP, PDIP and 44-pin LCC and PLCC packages provide easy upgrade to 16 Mbits

- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds
- 100% Flashrite[™] programming
 - Typical programming time of less than 1 minute
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION


The Am27C800 is an 8 Mbit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 8 Mbit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 1 Mbit by 8-bit memory or a 512K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic packages as well as plastic one time programmable (OTP) packages.

Typically, any byte can be accessed in less than 120 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C800 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C800 supports AMD's Flash-riteTM programming algorithm (100 μs pulses) resulting in typical programming times of less than 1 minute.






PRODUCT SELECTOR GUIDE

| Family Part No. | Am27C800 | | | | | |
|---|----------|------|------|------|--|--|
| Ordering Part No: V _{CC} ± 5% | -125 | | | -255 | | |
| Vcc ± 10% | -120 | -150 | -200 | -250 | | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 | | |
| CE (E) Access Time (ns) | 120 | 150 | 200 | 250 | | |
| OE (G) Access Time (ns) | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAM

Top View




PIN DESIGNATIONS LOGIC SYMBOL AB = Address Input (BYTE Mode) ΑB A0-A18 = Address Inputs BYTE/VPP A0-A18 = Byte/Word Switch or Program Supply Voltage DQ0-DQ15 \overline{CE} $(\overline{E})/\overline{PGM}$ (\overline{P}) = Chip Enable CE (E)/PGM (P) or 8 DQ0-DQ15 = Data Inputs/Outputs NC = No Internal Connection OE (G) OE (G) = Output Enable Input BYTE/VPP Vcc = Vcc Supply Voltage 15452B-4 Vss = Ground



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Cor | nbinations |
|--------------|-------------------|
| AM27C800-120 | |
| AM27C800-125 | |
| AM27C800-150 | DE, DEB, LC, LCB, |
| AM27C800-200 | |
| AM27C800-255 | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27C800-150 | | | | | |
| AM27C800-155 | DO 10 DI 11 | | | | |
| AM27C800-200 | PC, JC, PI, JI | | | | |
| AM27C800-255 | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|------------|--|--|--|
| AM27C800-150 | | | | |
| AM27C800-200 | /BUA, /BXA | | | |
| AM27C800-250 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION

Erasing the Am27C800

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C800 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C800. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2,537 Å—with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C800 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C800 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C800 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C800

Upon delivery or after each erasure the Am27C800 has all 8,388,608 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C800 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE/PGM}}$ is at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C800. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6.0 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C800s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C800 may be common. A TTL low-level program pulse applied to

an Am27C800 $\overline{\text{CE/PGM}}$ input with V_{PP} = 12.75 V \pm 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C800. A high-level $\overline{\text{CE/PGM}}$ input inhibits the other Am27C800 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ at V_{IL} , $\overline{\text{CE/PGM}}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C800.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C800. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C800, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C800 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}/\text{PGM}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}/\text{PGM}}$ to output (t_{CE}). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}/\text{PGM}}$ has been LOW and addresses have been stable for at least t_{ACC} – t_{DE} .

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A18–A0 will address 512K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 1 Mbyte of data can be accessed. The 8 bits of data will appear on DQ7–DQ0.

2-162 Am27C800

Standby Mode

The Am27C800 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at $V_{CC}\pm 0.3~V$. The Am27C800 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that $\overline{\text{CE/PGM}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE/PGM | ŌĒ | AO | A9 | BYTE/Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|----|----------|---------|
| Read | | VIL | VIL | Х | Х | × | Dout |
| Output Disabl | e | VIL | ViH | Х | Х | X | Hi-Z |
| Standby (TTL) | | ViH | Х | X | Х | × | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | × | Hi-Z |
| Program | | VIL | ViH | X | Х | Vpp | Din |
| Program Verify | | ViH | VIL | Х | Х | Vpp | Dout |
| Program Inhibit | | VIH | ViH | Х | X | VPP | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | VH | Х | 01H |
| | Device Code | VIL | VIL | ViH | VH | Х | 1AH |

Notes:

- 1. $V_H = 12.0 V + 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A1-A8 = A10-A18 = V_{IL}$, AB = X
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To V _{SS} All pins except A9,V _{PP} ,V _{CC} |
| (Note 1)0.6 V to Vcc + 0.6 V |
| A9 and V _{PP} (Note 2)0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- 1. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input may overshoot to V_{CC} + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0
 V for periods of up to 20 ns. A9 and V_{PP} must not exceed
 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (T _C) 0°C to +70°C |
|---|
| Industrial (I) Devices Case Temperature (T _c)40°C to +85°C |
| Extended Commercial (E) Devices Case Temperature (T ₀)55°C to +125°C |
| Military (M) Devices Case Temperature (T _C)55°C to +125°C |
| Supply Read Voltages |
| V _{CC} for Am27C800-XX5 +4.75 V to +5.25 V |
| V _{CC} for Am27C800-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|--------------------------|-------------------------|-------------|------|-----------|------|
| Vон | Output HIGH Voltage | IOH = -400 μA | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ |
| Vін | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | ٧ |
| lLı | Input Load Current | VIN = 0 V to +Vcc | | | 1.0 | μА |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | | 5.0 | μΑ |
| ICC1 | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 50 | mA |
| | (Note 3) | Iout = 0 mA | E/M Devices | | 60 | 1110 |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = Vcc ± 0.3 V | | | 100 | μΑ |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = V | cc | | 100 | μΑ |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C800 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 3. ICC1 is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

15452B-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15452B-6

PRELIMINARY

CAPACITANCE

| Parameter | | Test | CD | V042 | CL\ | /044 | PD | 042 | PL | 044 | |
|-----------|-----------------------|------------|-----|------|-----|------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 | 10 | 18 | 10 | 18 | 10 | 18 | 10 | 18 | pF |
| Соит | Output Capacitance | Vout = 0 | 10 | 18 | 10 | 18 | 10 | 18 | 10 | 18 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| | } | | | | | | Am27C80 | 0 | | | |
|--------|----------|--|-----------------|----------|--------------|------|---------|--------------|------|----|----|
| JEDEC | Standard | Parameter Description | Test Conditions | | -125 -120 | -150 | -200 | -255 -250 | Unit | | |
| tavqv | tacc | Address to | CE = OE = VII. | Min | _ | - | _ | - | | | |
| | | Output Delay | CE = OE = VIL | Max | 120 | 150 | 200 | 250 | ns | | |
| telav | tce | Chip Enable to | <u> </u> | Min | _ | - | - | | | | |
| | | Output Delay | OE = VIL | Max | 120 | 150 | 200 | 250 | ns | | |
| tGLQV | toe | Output Enable to | CE = VIL | Min | - | _ | _ | _ | | | |
| | | Output Delay CE = VIL | CE = VIL | OL = VIL | OE - VIL | Max | 50 | 55 | 60 | 60 | ns |
| tEHQZ, | tDF | Chip Enable HIGH or Output Enable | | Min | 0 | 0 | 0 | 0 | | | |
| tghqz | (Note 2) | HIGH, whichever comes first, to Output Float | | Max | 40 | 40 | 40 | 60 | ns | | |
| taxqx | tон | Output Hold from Addresses, CE, or | | Min | 0 | 0 | 0 | 0 | ns | | |
| | | OE, whichever occurred first | | Max | - | _ | - | - | | | |

Notes:


- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C800 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V


Outputs: 0.8 V and 2.0 V

SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.




KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes:

1. OE/VPP may be delayed up to tACC - tOE after the falling edge of the addresses without impact on tACC.

2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

SECTION



HIGH-SPEED CMOS ERASABLE PROGRAMMABLE READ ONLY MEMORIES (EPROMs)

| Section 3 | High-Speed (Only Memori | High-Speed CMOS Erasable Programmable Read Only Memories (EPROMs) | | | | | |
|-----------|-----------------------------|---|-----|--|--|--|--|
| | An Introduction | on to High-Speed EPROMs | 3-3 | | | | |
| | Am27H256 | High-Speed 256K (32,768 x 8-Bit) CMOS EPROM | 3-9 | | | | |
| | Am27H010 | High-Speed 1 Mbit (131,072 x 8-Bit) CMOS EPROM 3 | | | | | |





AN INTRODUCTION TO HIGH-SPEED EPROMS

Advanced Micro Devices has consistently improved the CMOS process to manufacture EPROMs in order to remain the technology leader in the marketplace. In addition to providing lower cost and higher density EPROM solutions, AMD's advanced CMOS process and superior design techniques create the highest performance devices in the industry. The devices that achieve high speed through process technology are identified by the "Am27C" nomenclature. This family provides the designer with a broad range of speeds and densities for most designs.

AMD has also introduced a family of CMOS EPROMs that have been specifically designed for speed. This "Am27H" family supports 35 ns and 45 ns access speeds at the 256K and 1 Mbit densities, respectively.

These high speed "commodity" and high performance "27H" series of EPROMs allow system designers to maximize microprocessor efficiency by matching clock speed with access time. This performance edge also benefits digital signal processor (DSP) and other designers by doing away with the need for expensive shadow RAM or external glue logic in the case of bank interleaving.

HIGH SPEED EPROMS AND MICROPROCESSORS

With the advent of the current generation of high speed microprocessors and their increasing use in embedded control systems it is becoming more and more important to match clock speed with memory access time. The impact of a slow memory can have a drastic effect on system performance. Until recently the designer's only choices have been to use PROMs or copy the contents of slow EPROMs into faster DRAMs or SRAMs. Both of these solutions are expensive in terms of both device cost and board area. Advanced Micro Devices manufactures a full line of high speed EPROMs that enable the designer to produce systems that allow microprocessors to achieve maximum performance.

The standard method of interfacing to slow EPROMs is by adding wait states to the memory access cycle. At first this may not seem to be a problem. However, with a typical memory cycle requiring 3 CPU cycles, each additional cycle is a 30% reduction in speed! This magnitude of performance degradation is not acceptable in the competitive market of today.

In general, the number of cycles available for "0 wait state" operation for popular microprocessors such as the Am386/286 are two cycles. Based on the above fact, the typical EPROM access time can be calculated using the following formula:

EPROM Access Time = Total Time Available –
(Address Ready Delay + Address Buffer Delay +
Data Buffer Delay + μproc Set-Up Time)



The table below lists CPU clock speed and the required EPROM access time for the given wait states.

Table 3-1

| CPU Clock Frequency | Wait States | EPROM Access Time | Memory Access Cycle Time |
|------------------------|----------------|----------------------|-----------------------------|
| 40 MHz | 1 | 45 ns | 75 ns |
| 33 MHz | 0 | 30 ns | 60 ns |
| 33 MHz | 1 | 60 ns | 90 ns |
| 33 MHz | 2 | 90 ns | 120 ns |
| 25 MHz | 0 | 45 ns | 80 ns |
| 25 MHz | 1 | 85 ns | 120 ns |
| 25 MHz | 2 | 120 ns | 160 ns |
| 20 MHz | 0 | 60 ns | 100 ns |
| 20 MHz | 1 | 100 ns | 150 ns |
| 20 MHz | 2 | 150 ns | 200 ns |
| 16 MHz | 0 | 75 ns | 125 ns |
| 16 MHz | 1 | 120 ns | 187 ns |

It should be noted that by inserting just one wait state (see Memory Access Cycle Time above) the performance of the CPU is degraded to that of the slower clock speed with zero wait states. Considering the cost premium for the faster CPU, the simple insertion of a wait state can undermine the cost/performance ratio of the final system.

There have been two traditional engineering solutions to this problem:

- utilize a combination of slow EPROM and faster DRAM and/or SRAM, or
- utilize interleaving banks of memory

Both of the above solutions do work but at the expense of increasing cost to achieve the desired performance. The increased cost comes in the form of:

- duplication of memory components when pursuing a shadow memory implementation
- increase of real estate and decreased reliability due to higher component count

Advanced Micro Devices offers a better solution to eliminating wait states. High speed (35 ns - 120 ns) EPROMs are available, and designing a system using them is very easy. Don't add wait states! Most EPROM manufacturers have a formula listed in their design manuals that is used to calculate the EPROM access time required. They suggest that you vary the number of wait states in the formula until you hit on the access time of an EPROM that they manufacture. May we suggest that you use zero wait states in their formula and choose one of AMD's High Speed EPROMs.

BOARD LAYOUT METHODS FOR HIGH-SPEED EPROMS

Now that you have made the decision to get maximum performance from your microprocessor here are a few tips to make sure that your design goes to production smoothly. These tips are general system tips and are not unique to EPROMs. They can be used in any high-speed design.

As system speed increases so does the power supply noise, which can disrupt the system if left unchecked. There are some simple methods for reducing noise that can be used as guidelines when designing and laying out systems. The extent to which these tips are used in your design will depend on PC board size, total power supply capacity, length of feed lines from the power supply, presence of a ground plane in the PC board, clock speed, etc. There is no way to come up with an exact formula to minimize noise, so it is best to start with a standard setup and then modify it to fit the current design.

Rule of thumb 1:

- Place a 0.1 µF capacitor as close as possible to every IC between Vcc and GND.
- \blacksquare Place a 1.0 μF capacitor between V_{CC} and GND for every four ICs on a power trace.

Rule of thumb 2:

Use power planes if you can.

This generally requires a multi-layer PC board that uses one or two of the internal layers to carry the power to each IC with very large traces. Don't forget to provide heat relief on the holes.

Figure 3-1 Typical Noise Isolation Between Vcc and GND





Figure 3-2 Typical Ground Plane Heat Relief Pattern



■ If power planes cannot be used, then do not snake the trace.

Use a comb pattern to distribute the power to the ICs. Run heavy buses down the side of the board with smaller traces taking the power between the ICs and smaller traces, yet taking the power to the individual ICs.

Rule of thumb 3:

If you must wire wrap the prototype design place the bypass capacitors on the wire side of the board and solder them directly to the socket. Save yourself a lot of time and trouble and do this before you wire the board.


Rule of thumb 4:

When wiring a prototype do not channel the wires. This looks nice but you will spend a lot of time looking for cross talk problems where the signal is coupled from one wire to another. Use direct point-to-point wiring.

Rule of thumb 5:


Use a crow foot wiring pattern and not a daisy chain pattern. Have the heel of the crow foot at the signal source to drive the entire foot.

Figure 3-3 Example of a Crow Foot Pattern




17061A-3

Figure 3-4 Example of a Daisy Chain Pattern



If there are too many destinations for the signal to be supplied from a single pin, use a modified crow foot.

Figure 3-5 Example of a Modified Crow Foot Pattern



3-7




tof Specifications and system design considerations

There are two specifications listed in data sheets—Output Enable to Output Delay (t_{OE}) and Output Enable to Output Float (t_{DF})—that are not always taken into account when designing a system. These two parameters respectively specify how much time the device takes to provide valid data on the bus when \overline{OE} is asserted and when data is no longer available when \overline{OE} is deasserted. This information is very important to avoid a bus contention problem in the final design.

The t_{OE} parameter is easy to test, but is very dependent on the output drive capacity of the device and the capacitive loading of the bus that the device is driving. The device must drive the bus to valid logic levels within this time limit.

The top specification, which stands for Time to Data Float, is the maximum time it takes for a device to no longer be driving a bus. The device does not necessarily have to drive the bus to any voltage level, but only to a level that does not prevent another device from driving the bus. This definition is very critical when testing a part and consequently also affects the decisions made by the system designer. The above definition is not tied to the voltage level of the output and consequently, the loading capacitance has no effect on this parameter from the system point of view. This at first may seem inaccurate, but if the node is no longer being driven, then the voltage on the node resulting from the loading capacitance has an R-C time constant that is independent of the device.

Figure 3-6 Device Output dV/dT Curves



The capacitive loading is a test issue and is of considerable importance. To test t_{DF}, the test engineer must look for a voltage change in order to detect when the device is no longer driving the bus. With the voltage change being the only way to test this, the external R-C time constant must be minimized to give the most accurate measurements.

The systems designer must take the bus loading capacitance into account when dealing with t_{ACC} , t_{CE} and t_{OE} but not for t_{DF} .

Advanced Micro Devices

Am27H256

256 Kilobit (32,768 x 8-Bit) High Speed CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 35 ns
- **■** JEDEC-approved pinout
 - Pin compatible with Am27C256
- Single +5 V power supply
- ±10% power supply tolerance available

- 100% Flashrite[™] programming
 - Typical programming time of 4 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Standard 28-pin DIP, PDIP, 32-pin LCC and PLCC packages
- DESC SMD No. 5962-86063

GENERAL DESCRIPTION

The Am27H256 is an 256 Kbit ultraviolet erasable programmable read-only memory. It is organized as 32K words by 8 bits per word, operates from a single +5 V supply, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 35 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27H256 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 220 mW in active mode, and 50 mW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27H256 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming time of 4 seconds.

BLOCK DIAGRAM



14944C-1

Publication# 14944 Rev. C Amendment /0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

| Family Part No. | Am27 | H256 | |
|----------------------------------|---------|------|--|
| Ordering Part Number Vcc ± 5% | -35V05 | | |
| Vcc ± 10% | -35 -45 | | |
| Max Access Time (ns) | 35 | -45 | |
| CE (E) Access Time (ns) | 35 | -45 | |
| OE (G) Access Time (ns) | 20 | 20 | |

CONNECTION DIAGRAMS


Top View



14944C-2

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

PLCC/LCC



PIN DESIGNATIONS

A0-A14

= Address Inputs

CE (E)

Chip Enable

DQ0-DQ7

Data Inputs/Outputs

NC

No Internal Connection

OE (G)

Output Enable Input

OL (G)

Output Enable Input

Vcc

Vcc Supply Voltage


VPP

Program Supply Voltage

 V_{SS}


= Ground

LOGIC SYMBOL



ORDERING INFORMATION EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|--|--|--|--|
| AM27H256-35 | DC, DCB, DI, DIB, | | | |
| AM27H256-35V05 | LC, LI, LCB, LIB | | | |
| AM27H256-45 | DC, DCB, DE, DEB, DI, DIB, LC, LCB, LI, LIB, LE, LEB | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




| Valid Combinations | | | |
|--------------------|--------|--|--|
| AM27H256-35V05 | | | |
| AM27H256-45 | PC, JC | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|------------|--|--|--|
| AM27H256-45 | /BXA, /BUA | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27H256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H256 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27H256. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27H256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H256 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27H256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27H256

Upon delivery or after each erasure the Am27H256 has all 262,144 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27H256 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27H256. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = VPP = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27H256 in parallel with different data is also easily accomplished. Except for \overline{CE} ,

all like inputs of the parallel Am27H256 may be common. A TTL low-level program pulse applied to an Am27H256 $\overline{\text{CE}}$ input with V_{PP} = 12.75 V ± 0.25 V and $\overline{\text{OE}}$ high, will program that Am27H256. A high-level $\overline{\text{CE}}$ input inhibits the other Am27H256 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27H256.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27H256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27H256, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27H256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs to_E after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} - to_E .

Standby Mode

The Am27H256 has a standby mode which reduces the maximum $V_{\rm CC}$ current to 50% of the active current. It is placed in standby mode when $\overline{\rm CE}$ is at $V_{\rm IH}$. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H256 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce actual standby current.

Output OR-Tieing

To accommodate multiple memory connection, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and con-

nected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | AO | A 9 | V _{PP} | Outputs |
|-------------------------|-------------------|-----|-----|------------|------------|-----------------|------------------|
| Read | | VIL | VIL | A 0 | A9 | Vcc | D _{out} |
| Output Disable | | VIL | ViH | X | х | Vcc | Hi-Z |
| Standby | | ViH | Х | Х | Х | Vcc | Hi-Z |
| Program | | VIL | Vін | Х | Х | V_{PP} | Din |
| Program Verify | Program Verify | | VIL | X | Х | V _{PP} | D _{out} |
| Program Inhibit | | ViH | ViH | Х | Х | V _{PP} | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | VH | Vcc | 01H |
| | Device Code | VIL | VIL | ViH | Vн | Vcc | 10H |

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A14 = VIL
- 4. The Am27H256 uses the same Flashrite algorithm during programming as the Am27C256.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except A9,VPP,VCC \ldots -0.6 V to VCC +0.5 V (Note 1) |
| A9 and VPP (Note 2) $-0.6\ V$ to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- 2. For A9 and VPP the minimum DC input is -0.5 V. During transitions, A9 and VPP may overshoot $V_{\rm SS}$ to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time .

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Operating ranges define those limits between which the functionality of the device is guaranteed.

3-16

Am27H256

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|--|-------------------------|--------------------------|-------------|------|-----------|------|
| Vон | Output HIGH Voltage | IOH = -4 mA | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | IOL = 12 mA | | | 0.45 | ٧ |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ |
| VIL | Input LOW Voltage | | | -0.3 | +0.8 | ٧ |
| ILI Input Load Current VIN = 0 V to +V | | C/I Devices | | 1.0 | μА | |
| | Vin = 0 V to +Vcc | E/M Devices | | 1.0 | | |
| | | 1 | C/I Devices | | 10.0 | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | E/M Devices | | 10.0 | μΑ |
| lcc1 | Vcc Active Current | CE = VIL, f = 10 MHz | C/I Devices | | 50 | |
| | (Note 3) | IOUT = 0 mA | E/M Devices | | 60 | mA |
| lcc2 | Vcc Standby Current | CE = VIH | C/I Devices | | 25 | mA |
| | | | | 35 | | |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = VCC | | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27H256 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature $V_{CC} = 5.0 \text{ V}, f = 10 \text{ MHz}$



CAPACITANCE

| Parameter | | Test | CD | V028 | CL | V032 | PD | 028 | PL | 032 | |
|-----------|-----------------------|------------|-----|-------------|-----|------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | Vin = 0 | 6 | 12 | 6 | 12 | 8 | 12 | 8 | 12 | pF |
| Соит | Output Capacitance | Vout = 0 | 8 | 15 | 6 | 15 | 10 | 15 | 10 | 15 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| | meter | | | | Am27 | H256 |
|--------|-------------------|--|---------------------------|-----|---------------|------|
| JEDEC | nbols Standard | Parameter Description | Test Conditions | | -35V05 -35 | -45 |
| tavqv | tRCC | Address to | CE = OE = V _{IL} | Min | | |
| | | Output Delay | $C_L = C_{L1}$ | Max | 35 | 45 |
| tELQV | tce | Chip Enable to | OE = V _{IL} | Min | | |
| | | Output Delay | $C_L = C_{L1}$ | Max | 35 | 45 |
| tGLQV | toe | Output Enable to | CE = V _{IL} | Min | | |
| | | Output Delay | $C_L = C_{L1}$ | Max | 20 | 20 |
| tenaz, | tDF | Chip Enable HIGH or | $C_L = C_{L2}$ | Min | 0 | 0 |
| tghqz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 20 | 20 |
| taxox | toн | Output Hold from | | Min | 0 | 0 |
| | | Addresses, CE, or OE, whichever occurred first | | Max | | |


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27H256 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C = CL


Input Rise and Fall Times: 5 ns Input Pulse Levels: 0 V to 3 V.

Timing Measurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




14944C-8

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0." Input pulse rise and fall times are ≤ 5 ns.

KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tacc toe after the falling edge of the addresses without impact on tacc.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27H010

1 Megabit (131,072 x 8-Bit) High Speed CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 45 ns
- **■** JEDEC-approved pinout
 - Plug in upgrade of standard 1 Mbit EPROMs
 - Easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance available

- 100% FlashriteTM programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages
- DESC SMD No. 5962-89614

GENERAL DESCRIPTION

The Am27H010 is a 1 Mbit ultraviolet erasable programmable read-only memory. It is organized as 131,072 words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27H010 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 220 mW in active mode, and 50 mW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27H010 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming time of 16 seconds.

BLOCK DIAGRAM



12750D-1





PRODUCT SELECTOR GUIDE

| Family Part No. | | Am27H010 | | | | | |
|----------------------|--------|----------|-----|--------|--|--|--|
| Ordering Part No: | | | | | | | |
| Vcc ±5% | -45V05 | | | -90V05 | | | |
| Vcc ±10% | -45 | -55 | -70 | -90 | | | |
| Max Access Time (ns) | 45 | 55 | 70 | 90 | | | |
| CE (E) Access (ns) | 45 | 55 | 70 | 90 | | | |
| OE (G) Access (ns) | 20 | 25 | 35 | 40 | | | |

CONNECTION DIAGRAMS

Top View





Note:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0-A16 = Address Inputs

 $\overline{CE}(\overline{E})$ = Chip

DQ0-DQ7 = Data Inputs/Outputs

NC = No Internal Connection

OE (G) = Output Enable Input


PGM (P) = Program Enable Input

Vcc = Vcc Supply Voltage

VPP = Program Supply Voltage


 V_{SS} = Ground

LOGIC SYMBOL



ORDERING INFORMATION EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|-----------------------|--|--|--|--|
| AM27H010-45 | DC, DCB, DI, DIB, | | | | |
| AM27H010-45V05 | LC, LI, LCB, LIB | | | | |
| AM27H010-55 | DC, DCB, DE, DEB, | | | | |
| AM27H010-70 | DI, DIB, LC, LCB, LI, | | | | |
| AM27H010-90 | LIB, LE, LEB | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Com | binations |
|----------------|-----------|
| AM27H010-55 | |
| AM27H010-70 | PC. JC |
| AM27H010-90 | FO, 30 |
| AM27H010-90V05 | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|------------|--|--|--|
| AM27H010-55 | | | | |
| AM27H010-70 | /BXA, /BUA | | | |
| AM27H010-90 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27H010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27H010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27H010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H010 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27H010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27H010

Upon delivery or after each erasure the Am27H010 has all 1,048,576 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27H010 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP}, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ is at V_{IL} and $\overline{\text{OE}}$ = V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27H010. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27H010 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27H010 may be common. A TTL low-level program pulse applied to an

Am27H010 $\overline{\text{CE}}$ input and with V_{PP} = 12.75 V \pm 0.25 V, $\overline{\text{PGM}}$ Low and $\overline{\text{OE}}$ High will program that Am27H010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27H010 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27H010.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27H010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27H010, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27H010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{OE}) . Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

The Am27H010 has a standby mode which reduces the maximum V_{CC} current to 50% of the active current. It is placed in standby mode when \overline{CE} is at V_{IH} . The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H010 is specified with 50% of the address lines

toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE}/V_{PP} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pir | IS CE | ŌE | PGM | AO | A 9 | Vpp | Outputs |
|----------------|-------------------|-------|-----|-----|-----|------------|-----|------------------|
| Read | | VIL | ViL | х | AO | A9 | ViH | Dout |
| Output Disable | 9 | VIL | Vін | х | х | × | ViH | Hi-Z |
| Standby (TTL) |) | VIH | х | х | х | х | ViH | Hi-Z |
| Program | | ViL | Vін | VIL | х | х | Vpp | Din |
| Program Verif | y | VIL | VIL | ViH | х | x | Vpp | D _{оит} |
| Program Inhib | it | ViH | × | х | х | х | Vpp | Hi-Z |
| Auto Select | Manufacturer Code | VIL | VIL | × | VIL | Vн | Vcc | 01H |
| (Note 3) | Device Code | VIL | VIL | х | ViH | VH | Vcc | 0EH |

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A18 = VIL
- 4. The Am27H010 uses the same Flashrite algorithm as the Am27C010.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|---|
| All Other Products65°C to +150°C |
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except A9,VPP,Vcc \dots -0.6 V to Vcc + 0.5 V (Note 1) |
| A9 and V _{PP} (Note 2)0.6 V to +13.5 V |
| Vcc |

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC} + 0.5$ V which may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns.
- 2. For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commer | cial | (C) | Devi | ces | |
|--------|------|-----|------|-----|--|
| | | | | | |

Operating ranges define those limits between which the functionality of the device is guaranteed.

Vcc for Am27H010-XX0 +4.50 V to +5.50 V

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|-------------------------|------------------------|-------------|------|-----------|------|
| Vон | Output HIGH Voltage | Юн = -4 mA | | 2.4 | | V |
| Vol | Output LOW Voltage | IOL = 12 mA | | | 0.45 | V |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | | -0.5 | +0.8 | V |
| lLi | Input Load Current | VIN = 0 V to +VCC | C/I Devices | | 1.0 | * |
| | | | E/M Devices | | 1.0 | μΑ |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | C/I Devices | | 10 | |
| | | | E/M Devices | | 10 | μА |
| ICC1 | Vcc Active Current | CE = VIL, f = 10 MHz | C/I Devices | | 50 | |
| | (Note 3) | IOUT = 0 mA | E/M Devices | | 60 | mA |
| lcc2 | Vcc Standby Current | CE = VIH | C/I Devices | | 25 | |
| | | | E/M Devices | | 35 | mA |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = V | СС | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27H010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{\rm CC} + 0.5 \text{ V}$, which may overshoot to $V_{\rm CC} + 2.0 \text{ V}$ for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.0 V, f = 10 MHz



APACITANCE

| - | Parameter Description | Test Conditions | CDV032 | | CLV032 | | PD 032 | | PL 032 | | |
|---------------------|-----------------------|--------------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Parameter Symbol | | | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | Vin = 0 | 6 | 12 | 6 | 12 | 8 | 12 | 8 | 12 | pF |
| Соит | Output Capacitance | Vout = 0 | 8 | 15 | 6 | 15 | 10 | 15 | 10 | 15 | ρF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

| Parameter Symbols JEDEC Standard | | | | | | Am27H010 | | | | |
|--|------------------|---|----------------|---------------|-----|----------|---------------|------|----|--|
| | | Parameter Description | Test Condition | -45V05 -45 | -55 | -70 | -90V05 -90 | Unit | | |
| | tavov trcc Addre | Address to | CE = OE = VIL | Min | | | | | ns | |
| IAVQV | | Output Delay | $C_L = C_{L1}$ | Max | 45 | 55 | 70 | 90 | ns | |
| tELQV | tCE | Chip Enable to Output Delay | OE = VIL | Min | | | | | ns | |
| | | | $C_L = C_{L1}$ | Max | 45 | 55 | 70 | 90 | ns | |
| tglav | toe | Output Enable to Output Delay | CE = VII | Min | | | | | ns | |
| | | | $C_L = C_{L1}$ | Max | 20 | 25 | 35 | 40 | ns | |
| tEHQZ. | tDF | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min | 0 | 0 | 0 | 0 | ns | |
| tgHQZ | (Note 2) | | | Max | 20 | 25 | 35 | 40 | ns | |
| taxqx | toн | Output Hold from | | Min | 0 | 0 | 0 | 0 | ns | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | | | | | ns | |

Notes:


- 1. V_{CC} must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27H010 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and C = CL

Input Rise and Fall Times: 5 ns


Input Pulse Levels: 0 V to 3 V.

Timing Measurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0." Input pulse rise and fall times are ≤ 5 ns.



KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. ${\it tDF}$ is specified from ${\it \overline{OE}}$ or ${\it \overline{CE}}$, whichever occurs first.

SECTION



4

LOW VOLTAGE CMOS ERASABLE PROGRAMMABLE READ ONLY MEMORIES (EPROMs)

| Section 4 | Low Voltage CMOS Erasable Programmable Read Only Memories (EPROMs) | 4- |
|-----------|--|-----|
| | An Introduction to Low Voltage EPROMs | 4-3 |
| | Am27LV010/ 1 Megabit (131,072 x 8-Bit) Low Voltage Am27LV010B CMOS EPROM | |
| | Am27LV020B CMOS EPROM 4 | -21 |





AN INTRODUCTION TO LOW VOLTAGE EPROMS

Advanced Micro Devices is committed to being the technology leader in Non-Volatile memories and therefore, continues to focus on developing superior memory products that serve the needs of our customers. Our technology leadership is evidenced by our offering of a complete line of EPROMs, the highest performance and density EPROM products in the marketplace as well as the industry's smallest die sizes. We are now proud to announce a family of Low Voltage (3.3 V) EPROMs to complement our product offering.

In the recent past, momentum for the need of Low Voltage ICs has been exponentially growing. The Electronics industry has demonstrated a well established trend of product improvements and enhancements while simultaneously decreasing the size and cost of the equipment. Typical examples of this phenomenon is the notebook and sub-notebook class of personal computers and the cellular phones of today. This trend towards "miniaturization" is expected to continue with the market demanding even smaller formfactors and increasing portability—in the form of handheld instrumentation—but with the same capability and performance levels that is available from their larger counterparts.

This trend of smaller formfactors and increasing portability forces manufacturers to constantly reduce the size and weight of their equipment. As batteries consume an increasingly larger share of the size and weight of the portable equipment, many manufacturers are now looking to reduce the number of batteries and/or lowering the power consumption i.e., the battery drain. This has led to the migration towards Low Voltage ICs. For example, a portable computer that utilizes 5.0 V components commonly needs five 1.2 V secondary (rechargeable) Nickel Cadmium or five 1.5 V primary (throw-away) alkaline batteries. By switching to 3.0 V components the required number of batteries now becomes three, thereby effectively reducing the weight of the heaviest component in the system by 40%. Switching to a 3.0 V operation from a 5.0 V operation also cuts down the power consumption significantly. As power is proportional to the square of the voltage, reducing the operating voltage from 5.0 V to 3.0 V results in power savings of at least 57%. This power consumption can further be reduced if the current level of the individual devices is lowered.

In keeping with our philosophy of offering memories that solve customers' needs, AMD is proud to announce a family of 3.3 V EPROMs. This Low Voltage family, designated as "Am27LV", is offered with two voltage ranges. The first has a Vcc tolerance level of 3.3 V \pm 10% — 3.0 V to 3.6 V— making it suitable for use in systems that have regulated power supplies, and second, a voltage range of 2.7 V to 3.6 V making it ideally suited for battery operated systems.

This family complies with the recently approved JEDEC standards on Low Voltage. These devices typically have lower active and standby current levels than their 5.0 V counterparts thereby reducing the power consumption by as much as 83%. These products are also pin-compatible with their 5.0 V counterparts and are being offered in the traditional EPROM packages.

Advanced Micro Devices

Am27LV010/Am27LV010B

1 Megabit (131,072 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Single +3.3 V power supply
 - Regulated power supply 3.0 V-3.6 V
 - Unregulated power supply 2.7 V-3.6 V (for battery operated systems)
- **■** Low power consumption:
 - 10 μA typical CMOS standby current
 - 90 μW maximium standby power
 - 54 mW maximum power at 5 MHz
- Fast access time—120 ns
- **■** JEDEC-approved pinout
 - Pin compatible with 5.0 V 1 Mbit EPROM
 - Easy upgrade from 28-pin EPROMs

- Fast Flashrite[™] programming
 - Typical programming time of 16 seconds
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- **■** High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mbit
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions

GENERAL DESCRIPTION

The Am27LV010 is a low voltage, low power 1 Mbit, ultraviolet erasable, progammable read-only memory, organized as 128K words by 8 bits per word.


The Am27LV010 operates from a single power supply of 3.3 V and is offered with two power supply tolerances. The Am27LV010 has a Vcc tolerance range of 3.3 V \pm 0.3 V making it suitable for use in systems that have regulated power supplies. The Am27LV010B has a voltage supply range of 2.7 V–3.6 V making it an ideal part for battery operated systems.

Maximum power consumption of the Am27LV010 in standby mode is only 90 $\mu W.$ If the device is constantly accessed at 5 MHz, then the maximum power consumption increases to 54 mW. These power ratings are significantly lower than typical EPROMs. Also, as power consumption is proportional to voltage squared, 3.3 V

devices consume at least 57% less power than their 5.0 V counterparts. Due to its lower current and voltage, the Am27LV010 is well-suited for battery operated and portable systems as it extends the battery life in these systems. Typical applications are notebook and handheld computers as well as cellular phones.

The Am27LV010 is packaged in the industry standard 32-pin windowed ceramic DIP and LCC packages, as well as one-time programmable (OTP) packages. This device is pin-compatible with the 5.0 V devices.

The Am27LV010 uses AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming time of 16 seconds. This device is manufactured on AMD's sub-micron process technology which provides high speed, low power and high noise immunity.



17341A-1


Publication# 17341 Rev. A Amendment/0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

| Family Part No | | Am27LV010/Am27LV010B | | | | | | | |
|----------------------------|------|----------------------|------|------|------|--|--|--|--|
| Ordering Part No: | | | | | | | | | |
| Am27LV010 (3.0 V - 3.6 V) | -120 | -150 | -200 | -250 | -300 | | | | |
| Am27LV010B (2.7 V - 3.6 V) | -150 | -150 | -200 | -250 | -300 | | | | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 | 300 | | | | |
| CE (E) Access (ns) | 120 | 150 | 200 | 250 | 300 | | | | |
| OE (G) Access (ns) | 50 | 65 | 75 | 100 | 120 | | | | |

CONNECTION DIAGRAMS



- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.



^{*}Contact local AMD sales office for package availability.

PIN DESCRIPTION

A0-A16 = Address Inputs

CE (E) = Chip Enable Input

DQ0-DQ7 = Data Input/Outputs

NC

= No Internal Connect

OE (G) = Output Enable Input

PGM (P) = Program Enable Input


 V_{cc}

= Vcc Supply Voltage

V_{PP} = Program Supply Voltage

Vss = Ground


LOGIC SYMBOL





ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | | | |
|--------------------|-------------------------------|--|--|--|--|--|--|--|
| AM27LV010-120 | V010-120 DC, DCB, LC, LCE | | | | | | | |
| AM27LV010-150 | | | | | | | | |
| AM27LV010-200 | | | | | | | | |
| AM27LV010-250 | | | | | | | | |
| AM27LV010-300 | DC, DCB, DE, DEB, DI, DIB, | | | | | | | |
| AM27LV010B-150 | LC, LI, LE, LEB | | | | | | | |
| AM27LV010B-200 | , _ , , , | | | | | | | |
| AM27LV010B-250 | | | | | | | | |
| AM27LV010B-300 | | | | | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



2.7 V-3.6 V Vcc Tolerance


| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27LV010-150 | | | | | |
| AM27LV010-200 | | | | | |
| AM27LV010-250 | | | | | |
| AM27LV010-300 | JC, EC, JI, EI | | | | |
| AM27LV010B-200 | | | | | |
| AM27LV010B-250 | | | | | |
| AM27LV010B-300 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



2.7 V - 3.6 V Vcc Tolerance

 Valid Combinations

 AM27LV010-150
 Valid

 AM27LV010-200
 Valid

 AM27LV010-250
 be s

/BXA, /BUA

AM27LV010-300

AM27LV010B-250

AM27LV010B-300

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27LV010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27LV010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27LV010. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/$ cm² for 15 to 20 minutes. The Am27LV010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27LV010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27LV010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27LV010

Upon delivery, or after each erasure, the Am27LV010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27LV010 through the procedure of programming.

The programming mode is entered when 12.75 V ± 0.25 V is applied to the VPP pin, \overline{CE} and \overline{PGM} are at V_{IL} and \overline{OE} is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 μ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \, \text{V}$ and $V_{PP} = 12.75 \, \text{V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \, \text{V}$. Am27LV010 can be programmed using the same algorithm as the 5 V counterpart 27C010.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27LV010s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27LV010 may be common. A TTL low-level program pulse applied to an

Am27LV010 $\overline{\text{CE}}$ input with V_{PP} = 12.75 \pm 0.25 V, $\overline{\text{PGM}}$ LOW, and $\overline{\text{OE}}$ HIGH will program that Am27LV010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27LV010s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27LV010.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27LV010. Two identifies bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27LV010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27LV010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} – toe.

Standby Mode

The Am27LV010 has a CMOS standby mode which reduces the maximum Vcc current to 25 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27LV010 also has a TTL-standby mode which reduces the maximum Vcc current to 0.6 mA. It is placed in TTL-standby when \overline{CE} is at V $\mathbb{H}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Mixed Power Supply System

Am27LV020 (in 3.0 V to 3.6 V regulated power supply) can be intefaced with 5 V system only when the I/O pins (DQ0–DQ7) are not driven by the 5 V system. $V_{IHmax} = V_{CCLV} + 2.2$ V for address and clock pins and $V_{IHmax} = V_{CCLV} + 0.5$ V for I/O pins should be followed to avoid CMOS latch-up condition

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-sele cting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in

their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | | CE | ŌĒ | PGM | AO | A 9 | Vpp | Outputs |
|---------------|-------------------|-----|-----|-----|-----|------------|-----|---------|
| Read | | VIL | VIL | Х | Х | Х | Х | Dout |
| Output Disab | le | VIL | ViH | Х | Х | Х | Х | High Z |
| Standby (TTL | Standby (TTL) | | Х | Х | Х | × | Х | High Z |
| Standby (CM | Standby (CMOS) | | Х | Х | Х | Х | Х | High Z |
| Program | | VIL | ViH | VIL | Х | Х | Vpp | DIN |
| Program Veri | fy | VIL | VIL | Vін | Х | Х | Vpp | Dout |
| Program Inhib | Program Inhibit | | Х | Х | Х | Х | Vpp | High Z |
| Auto Select | Manufacturer Code | VIL | VIL | X | VIL | Vн | Х | 01H |
| (Note 3) | Device Code | VIL | VIL | × | ViH | VH | Х | 0EH |

- 1. X can be either VIL or VIH
- 2. $VH = 12.0 V \pm 0.5 V$
- 3. A1-A8 = A10-A16 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature: -65°C to +125°C OTP Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss: All pins except A9, Vpp, and |
| Vcc (Note 1)0.6 V to Vcc + 0.6 V |
| A9 and VPP (Note 2)0.6 V to 13.5 V |
| Vcc |

Notes:

- 1. During transitions, the input may overshoot V_{SS} to -2.0~V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- During transitions, A9 and V_{CC} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the devices at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (Tc) 0°C to +70°C |
|--|
| Industrial (I) Devices Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages: |
| Vcc for Am27LV010 +3.0 V to +3.6 V |
| Vcc for Am27LV010B +2.7 V to +3.6 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 2, 3 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|-----------------------------------|---|-------------|----------|-----------|------|
| TTL and CM | IOS Inputs for Vcc = 3.0 V to 3.6 | V | | <u> </u> | | |
| Vон | Output HIGH Voltage | lон = −2.0 mA | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.0 mA | | | 0.4 | ٧ |
| ViH | Input HIGH Voltage | | | 2.0 | Vcc + 0.3 | V |
| VIL | Input LOW Voltage | | | -0.3 | +0.8 | V |
| lLi | Input Load Current | Vin = 0 V to Vcc | C/I Devices | | 1.0 | μА |
| | | | E/M Devices | | 1.0 | μΑ |
| llo | Output Leakage Current | Vout = 0 V to Vcc | C/I Devices | | 5 | μА |
| | | | E/M Devices | | 5 | μΛ |
| ICC1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz | C/I Devices | | 15 | |
| | | IOUT = 0 mA (Open Outputs) | E/M Devices | | 20 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | TTL | | 0.6 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = V _{CC} ± 0.3 V | CMOS | | 25 | μА |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = | Vcc | | 100 | μA |

| Parameter Symbol | Parameter Description | Test Conditions | - | Min | Max | Unit |
|---------------------|-----------------------------|--------------------------------------|-------------|--------------|-----------|------|
| CMOS Input | ts for Vcc = 2.7 V to 3.6 V | | | | 1 | |
| Vон | Output HIGH Voltage | loн = −20 μA | | Vcc - 0.1 | | ٧ |
| Vol | Output LOW Voltage | IOL = 20 μA | | | 0.1 | V |
| ViH | Input HIGH Voltage | | | 0.7 Vcc | Vcc + 0.3 | V |
| VIL | Input LOW Voltage | | | -0.3 | 0.2 Vcc | V |
| lu | Input Load Current | VIN = 0 V to +Vcc | C/I Devices | | 1.0 | |
| | | | E/M Devices | | 1.0 | μΑ |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | C/I Devices | | 5 | |
| | | | E/M Devices | | 5 | μΑ |
| lcc ₁ | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, | C/I Devices | | 15 | |
| | | lout = 0 mA (Open Outputs) | E/M Devices | | 20 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | TTL | | 0.6 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc + 0.3 V | | | 25 | μА |
| IPP1 | Vpp Current During Read | CE = OE = VIL, VPP = 1 | | 100 | μА | |

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27LV010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 3.6 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 3.6 V, f = 5 MHz

17341A-6

17341A-5

CAPACITANCE

| Parameter | | | CDV032 | | CDV032 | | CL | V032 | TS | 032 | |
|-----------|-----------------------|-----------------|--------|-----|--------|-----|-----|------|------|-----|--|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Unit | | |
| Cin | Input Capacitance | VIN = 0 V | 10 | 12 | 8 | 10 | 10 | 12 | pF | | |
| Соит | Output Capacitance | Vout = 0 V | 12 | 15 | 9 | 12 | 12 | 14 | pF | | |

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| | | | | | | Ar | n27LV010 | /Am27L | V010B | |
|----------------|----------|---|--------------------|-----|------|------|----------|--------|-------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -120 | -150 | -200 | -250 | -300 | Unit |
| tavqv | tACC | Address to | CE = OE = VII | Min | | | | | | |
| | | Output Delay | | Max | 120 | 150 | 200 | 250 | 300 | ns |
| telav | tCE | Chip Enable | OF 1/1 | Min | | | | | | ns |
| | | to Output Delay | OE = VIL | Max | 120 | 150 | 200 | 250 | 300 | 115 |
| tGLQV | toe | Output Enable to | CE = VIL | Min | - | _ | - | - | - | |
| | | Output Delay | OL - VIL | Max | 50 | 65 | 75 | 100 | 120 | ns |
| tehqz tghqz | tDF | Chip Enable HIGH or Output Enable HIGH, whichever | | Min | 0 | 0 | 0 | 0 | 0 | |
| | | comes first, to Output Float (Note 2) | | Max | 40 | 50 | 60 | 60 | 60 | ns |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | - | _ | _ | - | _ | ns |


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27LV010 must not be removed from, or inserted into, a socket when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.40 V to 2.4 V Timing Measurement Reference Level—Inputs: 0.8 V and 2.0 V Outputs: 0.8 V and 2.0 V




SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.40 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORM



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROGRAMMING FLOW CHART




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2 and 3)


| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--|--------------------------|------|-----------|------|
| lu | Input Current (All Inputs) | Vin = Vil or Vih | | 10.0 | μА |
| VIL | Input LOW Level (All Inputs) | | -0.3 | 0.8 | ٧ |
| ViH | Input HIGH Level | | 3.0 | Vcc + 0.5 | ٧ |
| Vol | Output LOW Voltage During Verify | lo _L = 2.1 mA | | 0.45 | ٧ |
| Vон | Output HIGH Voltage During Verify | Юн = −400 μА | 2.4 | | ٧ |
| Vн | A ₉ Auto Select Voltage | | 11.5 | 12.5 | V |
| lcc | Vcc Supply Current (Program & Verify) | | | 50 | mA |
| lpp | V _{PP} Supply Current (Program) | CE = VIL, OE = VIH | | 30 | mA |
| Vcc | Flashrite Supply Voltage | | 6.00 | 6.50 | V |
| VPP | Flashrite Programming Voltage | | 12.5 | 13.0 | ٧ |

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2 and 3)

| | imeter nbols | | | | |
|---------------|-----------------|-------------------------------------|-----|-----|------|
| JEDEC | Standard | Parameter Description | Min | Max | Unit |
| t avel | tas | Address Setup Time | 2 | | μs |
| tozgl | toes | OE Setup Time | 2 | | μs |
| tovel | tos | Data Setup Time | 2 | | μs |
| t GHAX | tah | Address Hold Time | 0 | | μs |
| t EHDX | tон | Data Hold Time | 2 | | μs |
| tgнаz | topp | Output Enable to Output Float Delay | 0 | 130 | ns |
| tvps | tvps | V _{PP} Setup Time | 2 | | μѕ |
| telen1 | tpw | PGM Initial Program Pulse Width | 95 | 105 | μs |
| tvcs | tvcs | Vcc Setup Time | 2 | | μs |
| t ELPL | tces | CE Setup Time | 2 | | μs |
| tglav | toe | Data Valid from OE | | 150 | ns |

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the Am27LV010, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

INTERACTIVE AND FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

17341A-11

- 1. The input timing reference level is 0.8 V for VIL and 3 V for VIH.
- 2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.

Advanced Micro Devices

Am27LV020/Am27LV020B

2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Single 3.3 V power supply
 - Regulated power supply 3.0 V-3.6 V
 - Unregulated power supply 2.7 V 3.6 V (battery-operated systems)
- Low power consumption:
 - 10 μA typical CMOS standby current
 - 90 μW maximum standby power
 - 54 mW power at 5 MHz maximum
- Fast access time
 - 150 ns
- **■** JEDEC-approved pinout
 - Pin compatible with 5.0 V 2 Mbit EPROM
 - Easy upgrade from 28-pin JEDEC EPROMs

- 100% FlashriteTM programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mbit
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions

GENERAL DESCRIPTION

The Am27LV020 is a low voltage, low power 2 Mbit, ultraviolet erasable, progammable read-only memory organized as 256K words by 8 bits per word.

The Am27LV020 operates from a single power supply of 3.3 V and is offered with two power supply tolerances. The Am27LV020 has a Vcc tolerance range of 3.3 V ± 0.3 V making it suitable for use in systems that have regulated power supplies. The Am27LV020B has a voltage supply range of 2.7 V - 3.6 V making it an ideal part for battery operated systems.


Maximum power consumption of the Am27LV020 in standby mode is only 90 $\mu W.$ If the device is constantly accessed at 5 MHz, then the maximum power consumption increases to 54 mW. These power ratings are significantly lower than typical EPROMs. Also, as power consumption is proportional to voltage squared, 3.3 V

devices consume at least 57% less power than their 5.0 V counterparts. Due to its lower current and voltage, the Am27LV020 is well-suited for battery operated and portable systems as it extends the battery life in these systems. Typical applications are notebook and handheld computers as well as cellular phones.

The Am27LV020 is packaged in the industry standard 32-pin windowed ceramic DIP and LCC packages, as well as one-time programmable (OTP) packages. This device is pin-compatible with the 5.0 V devices.

The Am27LV020 uses AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming times of 32 seconds. This device is manufactured on AMD's sub-micron process technology which provides high speed, low power and high noise immunity.

BLOCK DIAGRAM



17342A-1




PRODUCT SELECTOR GUIDE

| Family Part No Am27LV020/Am27LV020B | | | | |
|--|------|------|------|------|
| Ordering Part No: Am27LV020 (3.0 V – 3.6 V) | -150 | -200 | -250 | -300 |
| Am27LV020B (2.7 V-3.6 V) | | -200 | -250 | -300 |
| Max Access Time (ns) | 150 | 200 | 250 | 300 |
| CE (E) Access (ns) | 150 | 200 | 250 | 300 |
| OE (G) Access (ns) | 65 | 75 | 100 | 120 |

CONNECTION DIAGRAMS

Top View



Notes:


- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

LOGIC SYMBOL PIN DESCRIPTION A0-A17 Address Inputs CE (E) A0-A17 Chip Enable Input DQ0-DQ7 =Data Input/Outputs DQ0-DQ7 OE (G) Output Enable Input CE (E) PGM (P) = Program Enable Input PGM (P) = Vcc Supply Voltage Vcc VPP = Program Supply Voltage OE (G) 17342A-4 = Ground Vss



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Am27LV020B –2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM with 2.7 V – 3.6 V Vcc Tolerance

| Valid Comb | oinations |
|----------------|--|
| AM27LV020-150 | DC, DCB, DI, DIB, LC, LCB, LI, LIB |
| AM27LV020-200 | |
| AM27LV020-250 | DC, DCB, DE, |
| AM27LV020-300 | DEB, DI, DIB, |
| AM27LV020B-200 | LC, LCB, LI, |
| AM27LV020B-250 | LIB, LE, LEB |
| AM27LV020B-300 | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Am27LV020B –2 Megabit (262,144 x 8-Bit) Low Voltage CMOS OTP EPROM with 2.7 V – 3.6 V Vcc Tolerance


| Valid Combinations | | | | |
|--------------------|--------|--|--|--|
| AM27LV020-150 | | | | |
| AM27LV020-200 | | | | |
| AM27LV020-250 | | | | |
| AM27LV020-300 | JC, JI | | | |
| AM27LV020B-200 | | | | |
| AM27LV020B-250 | | | | |
| AM27LV020B-300 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Am27LV020B -2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM with 2.7 V - 3.6 V Vcc Tolerance

| Valid Combinations | | | |
|--------------------|------------|--|--|
| AM27LV020-200 | | | |
| AM27LV020-250 | | | |
| AM27LV020-300 | /BXA, /BUA | | |
| AM27LV020B-250 | | | |
| AM27LV020B-300 | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27LV020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27LV020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27LV020. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2\text{for}\,15$ to 20 minutes. The Am27LV020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27LV020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27LV020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27LV020

Upon delivery, or after each erasure, the Am27LV020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27LV020 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the VPP pin, \overline{CE} and \overline{PGM} are at V_{IL} and \overline{OE} is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27LV020. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V. Am27LV020 can be programmed using the same algorithm as the 5 V counterpart 27C020.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27LV020s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27LV020 may be common. A $\overline{\text{TTL}}$ low-level program pulse applied to an Am27LV020 $\overline{\text{CE}}$ input with $\overline{\text{VPP}} = 12.75 \pm 0.25 \text{ V}$, $\overline{\text{PGM}}$ LOW, and $\overline{\text{OE}}$ HIGH will program that Am27LV020.

A high-level $\overline{\text{CE}}$ input inhibits the other Am27LV020s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27LV020.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27LV020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A0 = V_{IH}$), the device identifier code. For the Am27LV020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27LV020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is a available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27LV020 has a CMOS standby mode which reduces the maximum Vcc current to 25 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27LV020 also has a TTL-standby mode which reduces the maximum Vcc current to 0.6 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Mixed Power Supply System

Am27LV020 (in 3.0 V to 3.6 V regulated power supply) can be intefaced with 5 V system only when the I/O pins (DQ0-DQ7) are not driven by the 5 V system. VIHmax = VCCLV +2.2 V for address and clock pins and VIHmax =



VccLv +0.5 V for I/O pins should be followed to avoid CMOS latch-up condition.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | PGM | AO | A9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|-----|----|-----|---------|
| Read | | VIL | VIL | Х | Х | Х | х | Dout |
| Output Disab | le | VIL | ViH | Х | Х | х | х | High Z |
| Standby (TTL | -) | ViH | Х | Х | Х | Х | × | High Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | Х | Х | Х | х | High Z |
| Program | | VIL | Vін | VIL | Х | Х | Vpp | Din |
| Program Verify | | VIL | VIL | ViH | Х | Х | Vpp | Dout |
| Program Inhibit | | ViH | Х | Х | Х | Х | Vpp | High Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | X | VIL | Vн | X | 01H |
| | Device Code | VIL | VIL | Х | ViH | VH | Х | 97H |

- 1. $VH = 12.0 V \pm 0.5 V$
- 2. X can be either VIL or VIH
- 3. A1-A8 = A10-A17 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

| | Temperature: | 10500 |
|---------|--------------------------|--------|
| OIP | Products65°C to + | 125°C |
| All O | ther Products65°C to + | 150°C |
| Ambient | Temperature | |
| | ver Applied55°C to + | 125°C |
| Voltage | with Respect to Vss: | |
| | ns except A9, VPP, and | |
| Vcc | Note 1)0.6 V to Vcc + | 0.6 V |
| A9 and | V _{PP} (Note 2) | 13.5 V |
| | | |
| | | |

Notes:

- During transitions, the input may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{CC} + 2.0 V for periods of up to 20 ns.
- During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| OPERATING RANGES |
|--|
| Commercial (C) Devices Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices Case Temperature (Tc)40°C to +85°C |
| Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C |
| Military (M) Devices Case Temperature (Tc)55°C to +125°C |
| Supply Read Voltages: Vcc for Am27LV020 +3.0 V to +3.6 V |
| Vcc for Am27LV020B +2.7 V to +3.6 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 2, 3 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|----------------------------------|-------------------------------------|-------------|----------|-----------|------|
| TTL and CM | OS Inputs for Vcc = 3.0 V to 3.6 | V | | <u> </u> | | |
| Vон | Output HIGH Voltage | IOH = -2.0 mA | | 2.4 | 1 | ٧ |
| Vol | Output LOW Voltage | loL = 2.0 mA | | | 0.4 | ٧ |
| Vін | Input HIGH Voltage | | | 2.0 | Vcc + 0.3 | V |
| VIL | Input LOW Voltage | | | -0.3 | +0.8 | V |
| lu | Input Load Current | Vin = 0 V to Vcc | C/I Devices | | 1.0 | μА |
| | | | E/M Devices | | 1.0 | "^ |
| llo | Output Leakage Current | Vour = 0 V to Vcc | C/I Devices | | 5.0 | μА |
| | | | E/M Devices | | 5.0 | μΛ |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz | C/I Devices | | 15 | |
| | | IOUT = 0 mA (Open Outputs) | E/M Devices | | 20 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH, OE = VIL | TTL | | 0.6 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | CMOS | | 25 | μА |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = | Vcc | | 100 | μA |

| Parameter Symbol | Parameter Description | Test Conditions | | Min | Max | Unit |
|---------------------|---|--------------------------------------|--|-----------|-----------|------|
| CMOS for V | cc = 2.7 V to 3.6 V | | | | I | L |
| Vон | Output HIGH Voltage | Юн = −20 μА | | Vcc - 0.1 | | V |
| Vol | Output LOW Voltage | IoL = 20 μA | | | 0.1 | V |
| ViH | Input HIGH Voltage | | | 0.7 Vcc | Vcc + 0.3 | V |
| VIL | Input LOW Voltage | | ······································ | -0.3 | 0.2 Vcc | V |
| I LI | I Input Load Current | VIN = 0 V to +Vcc | C/I Devices | | 1.0 | |
| | | | E/M Devices | | 1.0 | μА |
| llo | Output Leakage Current Vout = 0 V to +Vcc | C/I Devices | | 5.0 | 4 | |
| | | | E/M Devices | | 5.0 | μΑ |
| lcc ₁ | Vcc Active Current | CE = V _{IL} , f = 5 MHz, | C/I Devices | | 15 | |
| | (Note 3) | IOUT = 0 mA (Open Outputs) | E/M Devices | | 20 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH, OE = VIL | TTL | | 0.6 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | • | | 25 | μА |
| IPP1 | VPP Supply Current (Read) | CE = OE = VIL, VPP = 1 | Vcc | | 100 | μА |

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27LV020 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 3.6 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 3.6 V, f = 5 MHz

17342A-6

CAPACITANCE

| Parameter | | | CD | CDV032 | | /032 | PL032 | | |
|-----------|-----------------------|-----------------|-----|--------|-----|------|-------|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | VIN = 0 V | 10 | 12 | 8 | 10 | 8 | 10 | рF |
| Соит | Output Capacitance | Vout = 0 V | 12 | 15 | 9 | 12 | 9 | 12 | pF |

17342A-5

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| | PRELIMINARY | | | | | | | | |
|----------------------|-----------------|---|-----------------|----------------------|------|------|------|------|------|
| Parameter Symbols | | | | Am27LV020/Am27LV020B | | | | | |
| JEDEC | | Parameter Description | Test Conditions | | -150 | -200 | -250 | -300 | Unit |
| tavqv | tacc | Address to | CE = OE = VII | Min | | | | | |
| | | Output Delay | CE = OE = VIL | Max | 150 | 200 | 250 | 300 | ns |
| tELQV | tCE | Chip Enable | OE = VIL | Min | | | | | |
| | | Output Delay | OE = VIL | Мах | 150 | 200 | 250 | 300 | ns |
| tGLQV | toe. | Output Enable to | CE = VIL | Min | | | | | |
| | | Output Delay | OL I VIL | Max | 65 | 75 | 100 | 120 | ns |
| tehqz tghqz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever | | Min | 0 | 0 | 0 | 0 | ns |
| | | comes first, to Output Float | | Max | 50 | 60 | 60 | 60 | 115 |
| taxox | tон | Output Hold from Addresses, CE, or | Min | 0 | 0 | 0 | 0 | | |
| | | OE, whichever occurred first | | Max | | | | | ns |


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27LV020 must not be removed from, or inserted into a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.40 V to 2.4 V, Timing Measurement Reference Level—Inputs: 0.8 V and 2.0 V,

Outputs: 0.8 V and 2.0 V




SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.40 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORM



- 1. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the falling edge of the addresses without impact on t_{ACC} .
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROGRAMMING FLOW CHART




Figure 1. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2 and 3)


| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--|--------------------------|------|-----------|------|
| lu | Input Current (All Inputs) | VIN = VIL OF VIH | | 10.0 | μА |
| VIL | Input LOW Level (All Inputs) | | -0.3 | 0.8 | v |
| Vн | Input HIGH Level | | 3.0 | Vcc + 0.5 | V |
| Vol | Output LOW Voltage During Verify | lo _L = 2.1 mA | | 0.45 | V |
| Vон | Output HIGH Voltage During Verify | loн = -400 μA | 2.4 | | V |
| Vн | As Auto Select Voltage | | 11.5 | 12.5 | V |
| lcc lcc | Vcc Supply Current (Program & Verify) | | | 50 | mA |
| Ipp | V _{PP} Supply Current (Program) | CE = VIL, OE = VIH | | 30 | mA |
| Vcc | Flashrite Supply Voltage | | 6.00 | 6.50 | V |
| V _{PP} | Flashrite Programming Voltage | | 12.5 | 13.0 | V |

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2 and 3)

| Parameter Symbols | | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | |
|----------------------|----------|-------------------------------------|-----|---|------|
| JEDEC | Standard | Parameter Description | Min | Max | Unit |
| tavel | tas | Address Setup Time | 2 | | μs |
| t DZGL | toes | OE Setup Time | 2 | | μs |
| tovel | tos | Data Setup Time | 2 | <u> </u> | μs |
| tghax | tah | Address Hold Time | 0 | | μs |
| t EHDX | tрн | Data Hold Time | 2 | | μs |
| tанаz | tofp | Output Enable to Output Float Delay | 0 | 130 | ns |
| tvps | tvps | V _{PP} Setup Time | 2 | | μs |
| teleh1 | tew | PGM Initial Program Pulse Width | 95 | 105 | μs |
| tvcs | tvcs | Vcc Setup Time | 2 | | μs |
| telpl | tces | CE Setup Time | 2 | | μs |
| tglav | toe | Data Valid from OE | | 150 | ns |

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the Am27LV020, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

INTERACTIVE AND FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

17342A-10

- 1. The input timing reference level is 0.8 V for VIL and 3 V for VIH.
- 2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.



5

ExpressROM™ MEMORIES

| Section 5 | ExpressROM | Memories | 5-1 |
|-----------|----------------|--|--------|
| | An Introductio | n to ExpressROM™ Memories | 5-3 |
| | Am27X64 | 64K (8,192 x 8-Bit) CMOS ExpressROM™ Device | 5-8 |
| | Am27X128 | 128K (16,384 x 8-Bit) CMOS ExpressROM™ Device | |
| | Am27X256 | 256K (32,768 x 8-Bit) CMOS ExpressROM™ Device | . 5-26 |
| | Am27X512 | 512K (65,536 x 8-Bit) CMOS ExpressROM™ Device | |
| | Am27X010 | 1 Megabit (131,072 x 8-Bit) CMOS ExpressROM TM Device | |
| | Am27X1024 | 1 Megabit (65,536 x 16-Bit) CMOS ExpressROM™ Device | |
| | Am27X020 | 2 Megabit (262,144 x 8-Bit) CMOS ExpressROM™ Device | |
| | Am27X2048 | 2 Megabit (131,072 x 16-Bit) CMOS ExpressROM™ Device | |
| | Am27X040 | 4 Megabit (524,288 x 8-Bit) CMOS ExpressROM™ Device | |
| | Am27X400 | 4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS ExpressROM™ Device | |
| | Am27X4096 | 4 Megabit (262,144 x 16-Bit) CMOS ExpressROM™ Device | |
| | Am27X080 | 8 Megabit (1,048,576 x 8-Bit) CMOS ExpressROM™ Device | |
| | Am27X800 | 8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit) ROM Compatible CMOS ExpressROM™ Device | |



AN INTRODUCTION TO ExpressROMTM MEMORIES

ExpressROM memories are an exciting product family created by Advanced Micro Devices to offer the system manufacturer lower cost in the manufacturing process. ExpressROM devices are delivered pre-programmed with your stable code in a low cost plastic package and are 100% compatible with the EPROMs they replace. An ExpressROM device is manufactured with the same process as AMD's standard U.V. EPROM equivalent, with the topside passivation layer for plastic encapsulation. Since a standard EPROM die is used, you are assured that the ExpressROM family is identical in architecture, density, and pinout to both AMD's current and future generations of high performance CMOS EPROMs.

ExpressROM devices are inventoried unprogrammed. Upon verification of your code, every device is rigorously tested under both AC and DC operating conditions prior to shipment. Also, because ExpressROM memories are shipped board-ready with factory guaranteed quality, your ship-to-stock or Just-In-Time programs can be easily implemented. At Advanced Micro Devices, we ship them the way you want them—ready for your system. And there are none of the delays, costs or risks normally associated with custom ROMs.

Table 5-1 Non-Volatile Memory Alternatives

| | UV EPROM | ОТР | ExpressROM Device | ROM |
|--------------------------------|----------------------------|----------------------------|-------------------------------|-------------------------------------|
| Leadtime | Manufacturer's Leadtime | Manufacturer's Leadtime | 2 Weeks | 6-10 Weeks |
| Set-up Charge | No | No | No | Yes |
| Minimum Quantity | 0 | 0 | 5K | 15–20K |
| Fully Tested Custom Pattern | No | No | Yes | Yes |
| User Programming Required | Yes | Yes | No | No |
| Auto Insertion | No | Yes | Yes | Yes |
| Flexibility | Reprogrammable | Cannot Reprogram | Fixed 2 Weeks Prior to Use | Fixed 6–10 Weeks Prior to Use |

Plastic packaging inherently provides a cost savings over standard EPROMs packaged in expensive windowed ceramic DIPs. However, component price is only a small part of your true in-system cost. ExpressROM devices allow you to eliminate or reduce costs in several other areas: programming, testing, labeling and production. Since ExpressROM memories are delivered with your code, you will reap savings by eliminating programming costs and associated yield losses. Incoming inspection may often be eliminated since your ExpressROM devices have been thoroughly tested and are guaranteed to operate to full specifications with your code! Additional in-house cost savings can be attained by using automatic insertion equipment in lieu of manual placement into sockets.

ExpressROM devices were designed to provide a low cost alternative for EPROM users without the liabilities of other non-volatile memory alternatives. Although ROMs have a

lower component cost, they are economically feasible only at high volume and have the risks of long leadtimes and limited manufacturing flexibility. While OTP EPROMs offer the systems manufacturer the ability to respond to varying codes during production, they force the user to incur additional and hidden costs.


ExpressROM Memories Lower Cost

ExpressROM memories eliminate or reduce costs in several areas. These include programming, testing, marking and labeling. Standard programming of blank devices may reveal other hidden expenses such as costs associated with possible programming yield losses, capacity constraints, labels and other supplies, rework, inventory and associated queue time, handling, maintenance, labor and personnel, transit costs, inspections, floor space and other overhead. AMD's ExpressROM memories add value by eliminating or reducing all these costs in your system manufacturing environment.

Our mission at AMD is to deliver you the services and products you demand to build the cost competitive systems you need to win in your markets. The ExpressROM memory provides this opportunity. As one of the world's five largest IC manufacturers and the first to market with a 1 Mbit EPROM, we appreciate the value of efficient manufacturing. Compressing time-to-market cycles, improving yields and providing high levels of quality are invaluable strategies for today's manufacturer. At Advanced Micro Devices we are proud to offer another tool to give our customers this strategic advantage, the ExpressROM Memory: the ROM without the wait!

ExpressROM Memory Flow

AMD's OTP EPROM devices are taken from inventory in our off-shore testing facility and processed as shown.



ORDERING ExpressROM DEVICES


The following procedure outlines the method for ordering an ExpressROM device. For more information, contact your local AMD sales representative.

1) Send in the Code

Please have your field sales representative provide you with the latest version of the ExpressROM Code Approval Form (see Page 5-7). This form will provide all the necessary information required for processing your order. After receiving this form, fill out the Code Transmittal and Ordering Information sections. Then send the form with two (2) master copies of each code being ordered to your field sales representative. To minimize the verification turn-around process, supply two master copies of each code using standard EPROMs identical in architecture and density as the ExpressROM device being ordered. Two master copies per code are required in order to guarantee proper code transmission. Please be sure the checksum is clearly identified on each master EPROM.

2) AMD Checks the Code and Generates a Verification EPROM


We check that both EPROMs contain the same code to make certain there was not a mix-up in shipping your codes to the factory as well as ensuring that the integrity of your code has been preserved. After confirming this, a unique 5-digit code designation is assigned. The AMD part number is formed by adding the 5-digit code designation as a suffix to the ExpressROM Device number. See below:



AMD then logs in your code with the 5-digit code designation and generates a verification EPROM. The verification EPROM along with one of your master EPROMs and the ExpressROM Code Approval Form should be back in your hand for final approval within 2-3 days. The other master EPROM remains at AMD for our records. Please note: the verification EPROM is simply a means of transferring the code and is not necessarily indicative of the ExpressROM product being ordered.

3) Confirm the Copy and Place the Order

Once the verification EPROM is approved, sign the Approval Section of the ExpressROM Code Approval Form and return it to AMD with your purchase order. Upon receipt of the signed form and a purchase order, AMD enters the order and begins production. Logged codes are maintained for 60 days and then deleted if there is no purchase order placed.





TERMS AND CONDITIONS

You should be aware of the following when ordering ExpressROM devices.

- 1) AMD will maintain customer code confidentiality.
- 2) AMD will absorb all initial set-up costs.
- 3) All orders are subject to minimum quantities. The minimum quantity for initial orders is 5,000 pieces.
- 4) AMD may begin production 14 days in advance of the AMD scheduled ship date covered by a purchase order and requires 14 days minimum notification from the AMD scheduled ship date for code changes. The customer is liable for all work-in-process covered by the same purchase order.
- 5) No schedule changes may be made within 14 days of AMD scheduled ship date.
- 6) All unpackaged die product procured by the customer is for use exclusively in the customer's end products. Any other use of die product must be approved in writing by AMD.
- 7) Code changes with Work-In-Process will require additional charges and may affect delivery schedules.
- 8) All other terms and conditions which normally apply to AMD's EPROMs (if any) also apply with AMD's ExpressROM memories.



ExpressROM™ Code Approval Form



| CODE TRANSMITTAL AND ORDER | RING INFOF | RMATIO | ON SECT | ION | Rev. 7 | 11/05/92 | |
|---|--|---|--|--|--|---|---|
| Please complete items 1 thru 9. To each code using EPROMs of the s Also, be sure the checksum is clea | ame archite | cture a | ınd densit | y as the | e ExpressRC | supply 2 ma OM™ Device | ster copies of being ordered. |
| CODE TRANSMITTAL SECTION | | | | | | | |
| 1. Company Name: | | | 2. | Date: | | | |
| 3. Incoming Master's Part #: | | | 4. | Master | 's Checksur | n: | |
| ORDERING INFORMATION SECT | <u>TION</u> | | | | | | |
| Please check the appropriate Expresoves below: | essROM™ I | Memor | y data she | et for v | alid combin | ations and n | nark appropriate |
| 5. Part #: | -70 -70 -70 -70 -75 | -90 -90 -90 -90 -90 |) | 120 120 120 120 120 120 120 120 120 | -150 -150 -150 -150 -150 -150 -150 -150 | -200 -200 -200 -200 -200 -200 -200 -200 | - 255 - 255 |
| 6. Package and Temperature: | ☐ Plastic III PLCC☐ TSOP S☐ TSOP R | Standard | Pinout | ommero idustrial | cial (0°C to +7 (–40°C to +8 | 0°C) 5°C) | |
| 7. AMD Standard Part Number: | | | | and the second s | | | |
| 8. Customer Ordering Part Number: | | | | | | | |
| Please indicate the exact marking a | | the blar | nk sections | (11 cha | racters per lin | ne including s | paces, |
| © = 2 spaces if required). | · | AMD Expr | Logo essROM¹ | M | · | - | |
| | | - | | | | | |
| | | | | | | | |
| | | Doto | Oode | | | | |
| APPROVAL SECTION TERMS AND CO | NOITIONS | Date | Code | | | | |
| AMD will maintain customer code confide AMD may begin production 14 days in ad 14 days minimum notification from the AM The customer is liable for all work-in-proc No schedule changes may be made within All unpackaged die product procured by the Any other use of die product must be app All orders are subject to minimum quantiticode changes with Work In Process will recommend to the confidence of the code changes with Work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with work In Process will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with which we will recommend to the code changes with the code changes with the code changes with the code changes with the code changes with the code changes with the code changes | entiality. AMD dvance of the MD scheduled ess covered in 14 days of the customer proved in writing ies. | AMD so d ship da by the s AMD so is for us ng by A | cheduled s ate for cod- came purch cheduled si se exclusive MD. | hip date e change nase orde hip date. ely in the | covered by a es. er. er. e customer's e | end products. | |
| AMD Standard Part #: Am27X | | | | App | proved Chec | :ksum: | |
| Customer Signature: | | | | Dat | te: | | |
| Name (Print): | | | | Title | e: | | |

Advanced Micro Devices

Am27X64

64 Kilobit (8,192 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 55 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP), and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X64 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 8,192 by 8 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 55 ns allow operation with highperformance microprocessors with reduced WAIT states. The Am27X64 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




12084D-1

PRODUCT SELECTOR GUIDE

| Family Part No | | | | Am27X64 | | | |
|--|-----|-----|-----|---------|------|------|------|
| Ordering Part No: V _{CC} ±5% | | | | | | | -255 |
| V _{CC} ±10% | -55 | -70 | -90 | -120 | -150 | -200 | |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 35 | 40 | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View



1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS


 $\begin{array}{lll} \hbox{A0-A12} & = & \hbox{Address Inputs} \\ \hline \hline \hbox{CE } (\overline{\hbox{E}}) & = & \hbox{Chip Enable Input} \\ \hline \hbox{DQ0-DQ7} & = & \hbox{Data Inputs/Outputs} \\ \end{array}$

DU = No External Connection (Do Not Use)

 $\begin{array}{lll} \hbox{NC} & = & \hbox{No Internal Connection} \\ \hline \hline OE (\overline{G}) & = & \hbox{Output Enable Input} \\ \hline \hline PGM (\overline{P}) & = & \hbox{Program Enable Input} \\ \hline Vcc & = & \hbox{Vcc Supply Voltage} \\ \hline Vpp & = & \hbox{Program Supply Voltage} \\ \end{array}$


Vss = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | oinations |
|-------------|----------------|
| AM27X64-55 | |
| AM27X64-70 | |
| AM27X64-90 | |
| AM27X64-120 | PC, JC, PI, JI |
| AM27X64-150 | |
| AM27X64-200 | |
| AM27X64-255 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27X64 has a CMOS standby mode which reduces the maximum Vcc current to 100 μA . It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X64 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1\,\mu\text{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a $4.7\,\mu\text{F}$ bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | ins CE | ŌE | PGM | V _{PP} | Outputs |
|----------------|-------------|-----|-----|-----------------|---------|
| Read | VIL | VIL | х | Х | DOUT |
| Output Disable | x | ViH | х | Х | Hi-Z |
| Standby (TTL) | ViH | х | х | х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | х | х | х | Hi-Z |

Note:

1. X = Either VIH or VII



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |
| ** * |

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| OI ENATING NAMED | |
|--|--------------------|
| Commercial (C) Devices | |
| Case Temperature (Tc) | 0°C to +70°C |
| Industrial (I) Devices Case Temperature (Tc) | 40°C to +85°C |
| Supply Read Voltages Vcc for Am27X64-255 | +4.75 V to +5.25 V |
| Vcc for all other valid | +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|--|------|---------|------|
| Vон | Output HIGH Voltage | Іон = - 400 μΑ | 2.4 | | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc+0.5 | V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lıo | Output Leakage Current | Vout = 0 V to +Vcc | | 1.0 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL.} f = 10 MHz, lout = 0 mA | | 25 | mA |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X64 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V during transactions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature
Vcc = 5.5 V, f = 10 MHz

12084D-5

12084D-6

Am27X64 5-13



CAPACITANCE

| | | | PD 028 | | PL | | |
|---------------------|-----------------------|------------------------|--------|-----|-----|-----|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| C _{IN} | Input Capacitance | V _{IN} = 0 V | 5 | 10 | 10 | 12 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 V | 8 | 10 | 11 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| | meter | | | | | | | 4m27X | 64 | | | |
|--------------|----------|--|--------------------|-----|-----|-----|-----|-------|------|------|------|------|
| Sym JEDEC | Standard | Parameter Description | Test Conditions | | -55 | -70 | -90 | -120 | -150 | -200 | -255 | Unit |
| tavqv | trcc | Address to | CE = OE = | Min | - | _ | - | - | - | - | 1 | |
| | | Output Delay | VIL | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | _ | - | - | _ | _ | - | |
| | | Output Delay | | Мах | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tgLQV | toe | Output Enable to | CE = VIL | Min | - | | _ | - | _ | | _ | |
| | | Output Delay | | Мах | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehoz | tDF | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| tghqz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 |] |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | _ | _ | _ | _ | _ | _ | ns |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X64 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -55 and -70

Output Load: 1 TTL gate and C_L = 30 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions

Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs


SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance (30 pF for -55 and -70)

SWITCHING TEST WAVEFORM






12084D-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 and -70.


KEY TO SWITCHING WAVEFORMS



KS000010

12084D-9

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the falling edge of the addresses without impact on t_{ACC}.
- 2. tor is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27X128

128 Kilobit (16,384 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- **■** Fast access time
 - 55 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- High noise immunity
- **■** Low power dissipation
 - 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X128 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 16,384 by 8 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 55 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X128 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



12083D-1

Publication# 12083 Rev. D Amendment/0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

| Family Part No. | | | | Am27X128 | | | |
|------------------------------|-----|-----|-----|----------|------|------|------|
| Ordering Part No: Vcc ±5% | | | | | | | -255 |
| Vcc ±10% | -55 | -70 | -90 | -120 | -150 | -200 | |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 35 | 40 | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View



PIN DESIGNATIONS

A0-A13 CE (E)

= Address Inputs

= Chip Enable Input

DQ0-DQ7

= Data Inputs/Outputs

DU

= No External Connection (Do Not Use)

NC OE (G) = No Internal Connection

PGM (P)

= Output Enable Input

= Program Enable Input

Vcc

= Vcc Supply Voltage


 V_{PP}

= Program Supply Voltage

Vss


= Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | inations |
|--------------|----------------|
| AM27X128-55 | |
| AM27X128-70 | |
| AM27X128-90 | |
| AM27X128-120 | PC, JC, PI, JI |
| AM27X128-150 | |
| AM27X128-200 | |
| AM27X128-255 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



FUNCTIONAL DESCRIPTION Read Mode

The Am27X128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable \overline{OE} is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc-toe.

Standby Mode

The Am27X128 has a CMOS standby mode which reduces the maximum Vcc current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X128 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V $_{IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7- μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | CE | ŌĒ | PGM | Vpp | Outputs |
|----------------|-------------|-----|-----|-----|---------|
| Read | VIL | VIL | Х | Х | DOUT |
| Output Disable | х | ViH | Х | Х | Hi-Z |
| Standby (TTL) | ViH | Х | Х | х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | х | Hi-Z |

Note:

1. X = Either VIH or VII

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except Vcc $\cdot \cdot \cdot \cdot -0.6$ V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |
| Note: |

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|--|
| Case Temperature (Tc) 0°C to +70°C Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages Vcc for Am27X128-255 +4.75 V to +5.25 V |
| Vcc for all other valid combinations +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|---|-------|-----------|------|
| Vон | Output HIGH Voltage | loн = - 400 μA | 2.4 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | - 0.5 | +0.8 | V |
| lu | Input Load Current | VIN = 0 V to +VCC | | 1.0 | μА |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | 1.0 | μА |
| ICC1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 10 MHz, lout = 0 mA | | 25 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27X128 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

12083D-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

12083D-6

5-22 Am27X128

CAPACITANCE

| Parameter | | | PD | 028 | PL | 032 | |
|------------------|-----------------------|------------------------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| C _{IN} | Input Capacitance | V _{IN} = 0 V | 5 | 10 | 10 | 12 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 V | 8 | 10 | 11 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Para Sym | meter | | | | | | Ar | n27X1 | 28 | | | |
|-------------|-------------|--|--------------------|-----|-----|-----|-----|-------|------|------|------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -55 | -70 | -90 | -120 | -150 | -200 | -255 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | _ | - | _ | _ | - | _ | - | |
| | | Output Delay | VIL | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | _ | - | _ | _ | _ | _ | |
| | | Output Delay | | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tGLQV | t OE | Output Enable to | CE = VIL | Min | _ | _ | _ | _ | - | _ | - | |
| | | Output Delay | | Max | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehaz | tDF | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | · | Max | 25 | 25 | 25 | 30 | 30 | 30 | 30 | |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | - | - | - | - | - | - | ns |

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X128 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -55 and -70:

Output Load: 1 TTL gate and $C_L = 30 pF$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs


SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance (30 pF for -55 and -70)

SWITCHING TEST WAVEFORM





AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 and -70.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | May Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes

- 1. \overline{OE} may be delayed up to tACC-tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X256

Advanced Micro Devices

256 Kilobit (32,768 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 55 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout
- **■** ±10% power supply tolerance

- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP), Plastic Leaded Chip Carrier (PLCC), and Thin Small Outline Package (TSOP)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X256 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 32,768 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC), and thin small outline (TSOP) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 55 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X256 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




12082D-1

PRODUCT SELECTOR GUIDE


| Family Part No. | | Am27X256 | | | | | |
|--|-----|----------|-----|------|------|------|------|
| Ordering Part No: V _{CC} ±5% | | | | | | | -255 |
| V _{CC} ±10% | -55 | -70 | -90 | -120 | -150 | -200 | |
| Max Access Time (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 55 | 70 | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 35 | 40 | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View



1. JEDEC nomenclature is in parentheses.



^{*}Contact local AMD sales office for package availability


PIN DESIGNATIONS

 $\begin{array}{lll} \hbox{A0-A14} & = & \hbox{Address Inputs} \\ \hline \hline \hbox{CE (\overline{E})} & = & \hbox{Chip Enable Input} \\ \hline \hbox{DQ0-DQ7} & = & \hbox{Data Inputs/Outputs} \\ \end{array}$

DU = No External Connection (Do Not Use)


Vss = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | inations |
|--------------|---------------------------|
| AM27X256-55 | |
| AM27X256-70 |] |
| AM27X256-90 |] |
| AM27X256-120 | PC, JC, PI, JI, EC, EI |
| AM27X256-150 |] [0, [|
| AM27X256-200 | |
| AM27X256-255 | 1 |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



FUNCTIONAL DESCRIPTION

Read Mode

The Am27X256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

The Am27X256 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X256 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1\,\mu F$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a $4.7\text{-}\mu F$ bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | CE | ŌĒ | Vpp | Outputs |
|----------------|-------------|-----|-----|---------|
| Read | VIL | VIL | Х | DOUT |
| Output Disable | Х | ViH | Х | Hi-Z |
| Standby (TTL) | ViH | Х | х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | Hi-Z |

Note:

1. X = Either VIH or VIL

5-30 Am27X256

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except V_{CC} -0.6 V to V_{CC} + 0.6 V |
| Vcc0.6 V to +7.0 V |
| Note: |

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|---|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X256-255 +4.75 V to +5.25 V |
| Vcc for all other |
| valid combinations +4.50 V to +5.50 V |
| |

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit | |
|---------------------|--------------------------------|--|------|-----------|------|--|
| Vон | Output HIGH Voltage | Іон = - 400 μА | 2.4 | | ٧ | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | ٧ | |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ | |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА | |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | 1.0 | μА | |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} ,f = 10 MHz, lout = 0 mA | | 25 | mA | |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA | |
| lcc3 | Vcc CMOS Standby Current | CE = V _{CC} ± 0.3 V | | 100 | μА | |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: the Am27X256 must not be removed from (or inserted into) a socket when VCC or VPP is applied.

12082D-6

- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

30 25 25 26 20 26 20 275 -50 -25 0 25 50 75 100 125 150 Temperature in °C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

12082D-7

5-32 Am27X256

CAPACITANCE

| Parameter | | Test Conditions | PD 028 | | PL 032 | | TS 032 | | |
|------------------|-----------------------|------------------------|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | | Тур | Max | Тур | Max | Тур | Max | Unit |
| C _{IN} | Input Capacitance | V _{IN} = 0 V | 6 | 10 | 8 | 12 | 10 | 12 | рF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 V | 8 | 10 | 8 | 12 | 12 | 14 | ρF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Parameter Symbols | | | | | Am27X256 | | | | | | | |
|----------------------|----------------|--|--------------------|-----|----------|-----|-----|------|------|------|------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -55 | -70 | -90 | -120 | -150 | -200 | -255 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | - | _ | _ | - | _ | - | _ | |
| | | Output Delay | VIL | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| telav tce | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | _ | - | _ | | |
| | | Output Delay | | Max | 55 | 70 | 90 | 120 | 150 | 200 | 250 | ns |
| tglav | toe | Output Enable to | CE = VIL | Min | _ | _ | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 35 | 40 | 40 | 50 | 50 | 50 | 50 | ns |
| tehaz | tDF | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 25 | 25 | 30 | 30 | 30 | 30 | ns |
| taxqx | toн | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | - | - | _ | - | - | - | - | ns |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X256 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -55 and -70:

Output Load: 1 TTL gate and C_L = 30 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs


SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance (30 pF for -55 and -70)

SWITCHING TEST WAVEFORM






AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55 and -70.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tACC-tOE after the falling edge of the addresses without impact on tACC.
- 2. tpF is specified from OE or CE, whichever occurs first.

Am27X512

Advanced Micro Devices

512 Kilobit (65,536 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - --- 90 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X512 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 65,536 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 90 ns allow operation with highperformance microprocessors with reduced WAIT states. The Am27X512 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




12081D-1

PRODUCT SELECTOR GUIDE

| Family Part No. Am27X512 | | | | | |
|-------------------------------|-----|------|------|------|------|
| Ordering Part No: Vcc ± 5% | | | | | -255 |
| V _{CC} ± 10% | -90 | -120 | -150 | -200 | -255 |
| Max Access Time (ns) | 90 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 90 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 40 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View



PIN DESIGNATIONS


A0-A15 = Address Inputs $\overline{CE}(\overline{E})$ = Chip Enable Input
DQ0-DQ7 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 ${NC \over OE(G)}$ = No Internal Connection = Output Enable Input V_{CC} = Vcc Supply Voltage V_{PP} = Program Supply Voltage


Vss = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|---------------------------|--|--|--|
| AM27X512-90 | | | | |
| AM27X512-120 |] | | | |
| AM27X512-150 | PC, JC, PI, JI, EC. EI | | | |
| AM27X512-200 |] [0, [1 | | | |
| ΔM27X512-255 | 1 | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable \overline{OE} is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_Acc) is equal to the delay from \overline{CE} to output (t_CE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_Acc_-toe.

Standby Mode

The Am27X512 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X512 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}/\text{VPP}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1\,\mu\text{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a $4.7\text{-}\mu\text{F}$ bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode Pins | CE | ŌĒ/V _{PP} | Outputs |
|----------------|-------------|--------------------|---------|
| Read | ViL | ViL | DOUT |
| Output Disable | X | Vıн | Hi-Z |
| Standby (TTL) | ViH | Х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | x | Hi-Z |

Note:

1. X = Either VIH or VIL



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|--|
| Ambient Temperature with Power Applied –55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except Vcc -0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |
| |

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (Tc) | 0°C to +70°C |
|--|--------------------|
| Industrial (I) Devices | |
| Supply Read Voltages | –40°C to +85°C |
| V _{CC} for Am27X512-255 V _{CC} for all other | +4.75 V to +5.25 V |
| | +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|---|------|-----------|------|
| Vон | Output HIGH Voltage | Іон = — 400 μΑ | 2.4 | <u> </u> | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| I Li | Input Load Current | Vin = 0 V to +Vcc | | 1.0 | μА |
| lo | Output Leakage Current | Vout = 0 V to +Vcc | | 1.0 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL,f} = 10 MHz, lout = 0 mA | | 30 | mA |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: the Am27X512 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

12081D-6

12081D-5



CAPACITANCE

| | | | PD | 028 | PL | 032 | TS | 032 | |
|---------------------|-----------------------|------------------------|-----|-----|-----|-----|-----|-----|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Тур | Max | Unit |
| CiN | Input Capacitance | V _{IN} = 0 V | 6 | 10 | 9 | 12 | 10 | 12 | рF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 8 | 10 | 9 | 12 | 12 | 14 | рF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

| | meter | | | | | Am27X512 | | | | |
|----------------|------------------|---|--------------------|------------|---------|----------|----------|----------|----------|------|
| Sym JEDEC | bols Standard | Parameter Description | Test Conditions | : | -90 | -120 | -150 | -200 | -255 | Unit |
| tavqv | trcc | Address to Output Delay | CE = OE =VIL | Min Max | - 90 | - 120 | - 150 | _ 200 | _ 250 | ns |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min Max | - 90 | 120 | _ 150 | 200 | _ 250 | ns |
| tglav | toe | Output Enable to Output Delay | CE = VIL | Min Max | - 40 | - 50 | _ 50 | - 50 | - 50 | ns |
| tehaz tghaz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | 30 | 30 | 30 | 30 | 30 | ns |
| taxqx | toн | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 - | 0 - | 0 - | 0 | 0 - | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X512 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tacc-toe after the falling edge of the addresses without impact on tacc
- 2. tpr is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 105 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout
- ± 10% power supply tolerance

- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP), Plastic Leaded Chip Carrier (PLCC), and Thin Small Outline Package (TSOP)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X010 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 131,072 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC) and thin small outline (TSOP) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 105 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X010 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



12080D-1

Publication# 12080 Rev. D Amendment /0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

| Family Part No. | Am27X010 | | | | | | |
|--|----------|------|------|------|------|--|--|
| Ordering Part No: V _{CC} ±5% | -105 | | | | -255 | | |
| Vcc ±10% | | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 100 | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 50 | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS

Top View

Notes:




12080D-3

12080D-2

1. JEDEC nomenclature is in parentheses.

Am27X010



*Contact local AMD sales office for package availability

12080D-4

PIN DESIGNATIONS


A0-A16 = Address Inputs $\overline{CE}(\overline{E})$ = Chip Enable Input DQ0-DQ7 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 $\begin{array}{lll} {\hbox{NC}} & = & \hbox{No Internal Connection} \\ \hline {\hbox{\overline{OE} (\overline{G})}} & = & \hbox{Output Enable Input} \\ \hline {\hbox{\overline{PGM} (\overline{P})}} & = & \hbox{Enable Input} \\ \\ {\hbox{$Vcc}} & = & {\hbox{$Vcc$ Supply Voltage}} \\ \\ {\hbox{VPP}} & = & {\hbox{$Program Supply Voltage}} \\ \end{array}$


Vss = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | |
|--------------------|---------------------------|--|--|--|
| AM27X010-105 | | | | |
| AM27X010-120 |] | | | |
| AM27X010-150 | PC, JC, PI, JI, EC, EI | | | |
| AM27X010-200 |] [0, [1 | | | |
| AM27X010-255 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} — t_{CE} .

Standby Mode

The Am27X010 has a CMOS standby mode which reduces the maximum $V_{\rm CC}$ current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\rm CE}$ is at $V_{\rm CC} \pm 0.3$ V. The Am27X010 also has a TTL-standby mode which reduces the maximum $V_{\rm CC}$ current to 1.0 mA. It is placed in TTL-standby when $\overline{\rm CE}$ is at $V_{\rm IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\rm OE}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on Express-ROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | CE | ŌĒ | PGM | Vpp | Outputs |
|----------------|-------------|-----|-----|-----|---------|
| Read | VIL | VIL | Х | х | DOUT |
| Output Disable | Х | ViH | Х | х | Hi-Z |
| Standby (TTL) | ViH | Х | х | х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | х | х | Hi-Z |

Note:

1. X = Either VIH or VII



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except Vcc \dots -0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |
| Note: |

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

functionality of the device is guaranteed.

| OPERATING NANGES |
|--|
| Commercial (C) Devices |
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X010-XX5 +4.75 V to +5.25 V |
| Vcc for Am27X010-XX0 +4.50 V to +5.50 V |
| Operating ranges define those limits between which the |

Am27X010

5-50

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|---|-------|---------|------|
| Vон | Output HIGH Voltage | Іон = - 400 μА | 2.4 | | V |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc+0.5 | V |
| V _{IL} | Input LOW Voltage | | - 0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| ILO | Output Leakage Current | Vout = 0 V to +Vcc | | 10 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL,} f = 5 MHz, lout = 0 mA | | 30 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = V _{CC} ± 0.3 V | | 100 | μА |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27X010 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

12080D-6




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

12080D-7



CAPACITANCE

| B | | Tool | Test PD 032 | | PL 032 | | TS 032 | | |
|---------------------|-----------------------|------------------------|-------------|-----|--------|-----|--------|-----|------|
| Parameter Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 8 | 12 | 8 | 10 | 10 | 12 | рF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 V | 11 | 14 | 11 | 12 | 12 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

| | meter | | | | | | Am27X01 | 0 | | |
|--------------|----------|--|--------------------|-----|------|------|---------|------|------|------|
| Sym JEDEC | Standard | Parameter Description | Test Conditions | | -105 | -120 | -150 | -200 | -255 | Unit |
| tavov | tacc | Address to | CE = OE = | Min | _ | _ | _ | _ | _ | |
| | | Output Delay | VIL | Max | 100 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | _ | |
| | | Output Delay | | Max | 100 | 120 | 150 | 200 | 250 | ns |
| tglav | toe | Output Enable to | CE = VIL | Min | _ | _ | _ | _ | | |
| | | Output Delay | | Max | 50 | 50 | 65 | 75 | 75 | ns |
| tehaz | tDF | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | |
| tgHQZ | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 25 | 35 | 35 | 40 | 40 | ns |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | - | _ | - | _ | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X010 must not be removed from (or inserted into) a socket or board when V_{PP} or V_{CC} is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



1. \overline{OE} may be delayed up to tACC-tOE after the falling edge of the addresses without impact on tACC

2. tor is specified from \overline{OE} or \overline{CE} , whichever occurs first.

5-54 Am27X010

Advanced Micro Devices

Am27X1024

1 Megabit (65,536 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - -- 90 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X1024 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 65,536 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 90 ns allow operation with highperformance microprocessors with reduced WAIT states. The Am27X1024 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



Publication# 12079 Rev. D Amendment/0 Issue Date: July 1993




PRODUCT SELECTOR GUIDE

| Family Part No. | Am27X1024 | | | | | | |
|----------------------|-----------|------|------|------|------|--|--|
| Ordering Part No: | | | | | | | |
| V _{CC} ±5% | | | | | -255 | | |
| V _{cc} ±10% | -90 | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 90 | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 90 | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 45 | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS

Top View



Note:

1. JEDEC nomenclature is in parentheses.

12079D-3

38 A12

37 L A11

36 A10

35 A9

33 ∏ NC

32∏ A8

31 \ A7

30 ∏ A6

29 A5

PIN DESIGNATIONS


A0-A15 = Address Inputs \overline{CE} (\overline{E}) = Chip Enable Input DQ0-DQ15 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 $\begin{array}{lll} {\hbox{NC}} & = & \hbox{No Internal Connection} \\ \hline {\hbox{\overline{OE} (\overline{G})}} & = & \hbox{Output Enable Input} \\ \hline {\hbox{\overline{PGM} (\overline{P})}} & = & \hbox{Program Enable Input} \\ {\hbox{$Vcc}} & = & {\hbox{$Vcc Supply Voltage}} \\ {\hbox{Vpp}} & = & {\hbox{$Program Supply Voltage}} \end{array}$


 V_{SS} = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|----------------|--|--|--|--|--|
| AM27X1024-90 | PC, JC | | | | | |
| AM27X1024-120 | | | | | | |
| AM27X1024-150 | DO IO DI II | | | | | |
| AM27X1024-200 | PC, JC, PI, JI | | | | | |
| AM27X1024-255 | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is a available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27X1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X1024 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | CE | ŌĒ | PGM | V _{PP} | Outputs |
|----------------|-------------|-----|-----|-----------------|---------|
| Read | VIL | VIL | Х | Х | DOUT |
| Output Disable | x | ViH | Х | Х | Hi-Z |
| Standby (TTL) | ViH | Х | Х | Х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | × | Х | Hi-Z |

Note:

1. X = Either VIH or VIL

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products |
|--|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss |
| All pins except Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|--|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X1024-255 $\dots +4.75$ V to $+5.25$ V |
| Vcc for all other |
| valid combinations +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|---|------|---------|------|
| Vон | Output HIGH Voltage | Іон = - 400 μА | 2.4 | | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ |
| VIH | Input HIGH Voltage | | 2.0 | Vcc+0.5 | V |
| ViL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | 1.0 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 10 MHz, lout = 0 mA | | 50 | mA |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = V _{CC} ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X1024 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

CAPACITANCE

| Parameter | | | PD | 040 | PL | | |
|-----------------|-----------------------|------------------------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| C _{IN} | Input Capacitance | V _{IN} = 0 V | 7 | 12 | 8 | 10 | pF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 11 | 14 | 11 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| | ameter mbols | | | | Am27X1024 | | | | | | |
|-------|-----------------|--|----------------|-----|-----------|------|------|------|------|------|--|
| JEDEC | Standard | Parameter Description | Test Condition | าร | -90 | -120 | -150 | -200 | -255 | Unit | |
| tavov | tACC | Address to | CE = OE = VIL | Min | | _ | _ | | _ | | |
| | | Output Delay | | Max | 90 | 120 | 150 | 200 | 250 | ns | |
| telav | tce | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | _ | | |
| | | Output Delay | | Max | 90 | 120 | 150 | 200 | 250 | ns | |
| tglav | toe | Output Enable to | CE = VIL | Min | _ | _ | | _ | _ | | |
| | | Output Delay | | Max | 45 | 50 | 65 | 75 | 75 | ns | |
| tehoz | tDF | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | | |
| tghaz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 40 | 50 | 50 | 50 | 50 | ns | |
| taxqx | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | | _ | | _ | ns | |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X1024 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | May Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X020

Advanced Micro Devices

2 Megabit (262,144 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 100 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- **■** High noise immunity
- Low power dissipation
 - 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X020 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 262,144 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a costeffective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X020 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM





PRODUCT SELECTOR GUIDE

| Family Part No. | Am27X020 | | | | | | |
|----------------------|----------|------|------|------|------|--|--|
| Ordering Part No: | | | Ĭ | T | | | |
| V _{CC} ±5% | -105 | | | | -255 | | |
| V _{CC} ±10% | -100 | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 100 | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 50 | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS

Top View





15652B-3

Note:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

 $\begin{array}{lll} \hbox{A0-A17} & = & \hbox{Address Inputs} \\ \hline \hline \hbox{CE (\overline{E})} & = & \hbox{Chip Enable Input} \\ \hline \hbox{DQ0-DQ7} & = & \hbox{Data Inputs/Outputs} \\ \end{array}$

DU = No External Connection (Do Not Use)

 NC
 = No Internal Connection

 OE (G)
 = Output Enable Input


 PGM (P)
 = Program Enable Input

 Vcc
 = Vcc Supply Voltage

 VPP
 = Program Supply Voltage


Vss = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | | |
|--------------------|----------------|--|--|--|--|--|
| AM27X020-100 | | | | | | |
| AM27X020-105 | | | | | | |
| AM27X020-120 | PC, JC, PI, JI | | | | | |
| AM27X020-150 | FO, 30, F1, 31 | | | | | |
| AM27X020-200 | | | | | | |
| AM27X020-255 | | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC} – t_{OE} .

Standby Mode

The Am27X020 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X020 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode Pins | CE | ŌĒ | PGM | V _{PP} | Outputs |
|----------------|-------------|-----|-----|-----------------|---------|
| Read | VIL | VIL | Х | Х | DOUT |
| Output Disable | VIL | Vıн | Х | Х | Hi-Z |
| Standby (TTL) | ViH | Х | х | х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | X | Hi-Z |

Note:

1. X = Either VIH or VIL



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products -65°C to +125°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except V_{CC} -0.6 V to V_{CC} + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices | |
|------------------------|--------------------|
| Case Temperature (Tc) | 0°C to +70°C |
| Industrial (I) Devices | |
| Case Temperature (Tc) | 40°C to +85°C |
| Supply Read Voltages | |
| Vcc for Am27X020-XX5 | +4.75 V to +5.25 V |
| Vcc for Am27X020-XX0 | +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

5-68 Am27X020

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|---|---|------|-----------------------|------|
| Vон | Output HIGH Voltage | Іон = - 400 μΑ | 2.4 | | V |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} + 0.5 | V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lıo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА |
| lcc1 | V _{CC} Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, I _{OUT} = 0 mA | | 30 | mA |
| lcc2 | V _{CC} TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | V _{CC} CMOS Standby Current | CE = V _{CC} ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27X020 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz



CAPACITANCE

| Damanatan | | | PD | PD 032 | | PL 032 | |
|---------------------|-----------------------|------------------------|-----|--------|-----|--------|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| C _{IN} | Input Capacitance | V _{IN} = 0 V | 10 | 12 | 8 | 10 | pF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 12 | 15 | 9 | 12 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| | ameter | | | | | Α | m27X0 | 20 | | |
|----------------|-------------------|---|-----------------|------------|--------------|----------|---------|----------|---------|------|
| JEDEC | mbols Standard | Parameter Description | Test Conditions | | -105 -100 | -120 | -150 | -200 | -255 | Unit |
| tavov | tacc | Address to Output Delay | CE = OE = VIL | Min Max | 100 | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min Max | 100 | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to Output Delay | CE = VIL | Min Max | <u> </u> | — 50 | 55 | <u> </u> | — 75 | ns |
| tehaz tghaz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | 0 30 | 0 30 | 0 30 | 0 40 | 0 60 | ns |
| taxqx | toн | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 | <u> </u> | 0 | 0 | 0 | ns |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X020 must not be removed from (or inserted into) a socket or board when V_{PP} or V_{CC} is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




CL = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27X2048

2 Megabit (131,072 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 100 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X2048 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 131,072 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X2048 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



15653B-1

Publication# 15653 Rev. B Amendment/0 Issue Date: July 1993





PRODUCT SELECTOR GUIDE

| Family Part No. | | | Am27X2048 | | |
|----------------------|------|------|-----------|------|------|
| Ordering Part No: | | | | | |
| V _{CC} ±5% | -105 | -125 | | | -255 |
| V _{CC} ±10% | -100 | -120 | -150 | -200 | |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 100 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 50 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View





Note:

1. JEDEC nomenclature is in parentheses.

15653B-3

PIN DESIGNATIONS

A0-A16 = Address Inputs \overline{CE} (\overline{E}) = Chip Enable Input

DQ0-DQ15 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 NC
 = No Internal Connection

 OE (G)
 = Output Enable Input


 PGM (P)
 = Program Enable Input

 Vcc
 = Vcc Supply Voltage

 VPP
 = Program Supply Voltage


V_{SS} = Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | Valid Combinations | | | | |
|---------------|--------------------|--|--|--|--|
| AM27X2048-100 | | | | | |
| AM27X2048-105 |] | | | | |
| AM27X2048-120 | 1 | | | | |
| AM27X2048-125 | PC, JC, Pl, JI | | | | |
| AM27X2048-150 | 1 | | | | |
| AM27X2048-200 | 1 | | | | |
| AM27X2048-255 | 1 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X2048 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode Pins | CE | ŌĒ | PGM | V_{PP} | Outputs |
|----------------|-------------|-----|-----|----------|---------|
| Read | VIL | VIL | Х | X | DOUT |
| Output Disable | Х | ViH | Х | Х | Hi-Z |
| Standby (TTL) | ViH | Х | Х | Х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | Х | Hi-Z |

Note:

1. X = Either VIH or VIL

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature |
|--|
| OTP Products65°C to +125°C |
| All Other Products65°C to +150°C |
| Ambient Temperature with Power Applied –55°C to +125°C |
| Voltage with Respect to Vss |
| All pins except Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|--|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X2048-XX5 +4.75 V to +5.25 V |
| Vcc for Am27X2048-XX0 +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter | Danamatan Dagarintian | Test Conditions | Min | Max | Unit |
|------------------|---|--|------|-----------------------|------|
| Symbol | Parameter Description | 16st Collditions | | | |
| Vон | Output HIGH Voltage | l _{OH} = -400 μA | 2.4 | <u> </u> | V |
| Vol | Output LOW Voltage | l _{OL} = 2.1 mA | | 0.45 | ٧ |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} + 0.5 | ٧ |
| VıL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu : | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lLO | Output Leakage Current | V _{OUT} = 0 V to +V _{CC} | | 5.0 | μA |
| lcc1 | V _{CC} Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, l _{OUT} = 0 mA | | 50 | mA |
| lcc2 | V _{CC} TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| l _{CC3} | V _{CC} CMOS Standby Current | $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$ | | 100 | μA |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X2048 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

CAPACITANCE

| Parameter | | | | 040 | PL 044 | | |
|-----------|-----------------------|------------------------|-----|-----|--------|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 10 | 12 | 7 | 10 | ρF |
| Cout | Output Capacitance | V _{OUT} = 0 V | 12 | 15 | 12 | 14 | ρF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

| | ameter mbols | | | | | A | m27X20 | 48 | | Unit | |
|-------|-----------------|--|----------------|-----|--------------|--------------|--------|------|------|------|--|
| JEDEC | Standard | Parameter Description | Test Condition | าร | -100 -105 | -120 -125 | -150 | -200 | -255 | | |
| tavqv | tACC | Address to $\overline{CE} = \overline{OE} =$ Output Delay | | | | | _ | | _ | | |
| | | Output Delay | | Max | 100 | 120 | 150 | 200 | 250 | ns | |
| tELQV | tCE | Chip Enable to | OE = VIL | Min | _ | | | | - | | |
| | | Output Delay | | Max | 100 | 120 | 150 | 200 | 250 | ns | |
| tGLQV | to _E | Output Enable to | CE = VIL | Min | _ | _ | _ | | _ | | |
| | | Output Delay | | Max | 50 | 50 | 55 | 60 | 75 | ns | |
| tehoz | tof | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | 0 | ns | |
| tghqz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 30 | 30 | 30 | 40 | 60 | | |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | _ | _ | _ | | ns | |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X2048 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.


Am27X2048 5-80

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Ad

Advanced Micro Devices

Am27X040

4 Megabit (524,288 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X040 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 524,288 by 8 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X040 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM




15654B-1


PRODUCT SELECTOR GUIDE

| Family Part No. | Am27X040 | | | | |
|----------------------|----------|------|------|------|--|
| Ordering Part No: | | | | r | |
| V _{CC} ±5% | -125 | | | | |
| V _{CC} ±10% | -120 | -150 | -200 | -250 | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 | |
| CE (E) Access (ns) | 120 | 150 | 200 | 250 | |
| OE (G) Access (ns) | 50 | 65 | 75 | 100 | |

CONNECTION DIAGRAMS

Top View





Note:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0-A18 = Address Inputs


CE (E) = Chip Enable Input
DQ0-DQ7 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 $\begin{array}{lll} NC & = & \text{No Internal Connection} \\ \hline \overline{OE} (\overline{G}) & = & \text{Output Enable Input} \\ Vcc & = & Vcc Supply Voltage} \\ Vpp & = & Program Supply Voltage \\ \end{array}$

Vss = Ground


LOGIC SYMBOL





ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | inations |
|--------------|----------------|
| AM27X040-120 | |
| AM27X040-125 | _ |
| AM27X040-150 | PC, JC, PI, JI |
| AM27X040-200 | |
| AM27X040-255 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

5-84 Am27X040

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}}$ to output (tcE). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tACC -tOE.

Standby Mode

The Am27X040 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA . It is placed in CMOS-standby when $\overline{\text{CE}}$ is at $V_{\text{CC}} \pm 0.3 \text{ V}$. The Am27X040 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 µF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins CE | ŌĒ | V _{PP} | Outputs |
|----------------|-------------|-----|-----------------|---------|
| Read | VIL | VIL | X | DOUT |
| Output Disable | VIL | ViH | X | Hi-Z |
| Standby (TTL) | ViH | Х | × | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | × | Hi-Z |

Note:

1. X = Either VIH or VIL

5-85



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature -65°C to +125°C OTP Products -65°C to +150°C All Other Products -65°C to +150°C |
|---|
| Ambient Temperature with Power Applied –55°C to +125°C |
| Voltage with Respect to V_{SS} All pins except Vcc -0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{cc} +0.5 V which may overshoot to V_{cc} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices Case Temperature (Tc) . | 0°C to +70°C |
|--|--------------------|
| Industrial (I) Devices Case Temperature (Tc) . | 40°C to +85°C |
| Supply Read Voltages | |
| Vcc for Am27X040-XX5 | +4.75 V to +5.25 V |
| Vcc for Am27X040-XX0 | +4.50 V to +5.50 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

5-86 Am27X040

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|--|---------|---------|------------|
| Vон | Output HIGH Voltage | юн = – 400 µА | 2.4 | | V |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | l v |
| ViH | Input HIGH Voltage | | 0.7 Vcc | Vcc+0.5 | T V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lıo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μΑ |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, lout = 0 mA | | 40 | mΑ |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = V _{CC} ± 0.3 V | | 100 | μ A |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X040 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz



CAPACITANCE

| | | | PD | PD 032 | | PL 032 | |
|---------------------|-----------------------|------------------------|-----|--------|-----|--------|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 10 | 12 | 8 | 10 | pF |
| Cout | Output Capacitance | V _{OUT} = 0 V | 12 | 15 | 9 | 12 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

| Dars | meter | | | | | Am27 | X040 | | l |
|---------|----------|--|-----------------|-----|--------------|------|------|------|-------|
| | mbols | Parameter | | | -125 -120 | -150 | -200 | -250 | Unit |
| JEDEC | Standard | Description | Test Conditions | | -120 | -130 | -200 | -230 | 01111 |
| tavov | tacc | Address to | u | Min | | | | | ns |
| IAVOV | 1,000 | Output Delay | CE = OE = VIL | Max | 120 | 150 | 200 | 250 | |
| tELQV | tce | Chip Enable to | | Min | _ | l — | _ | | ns |
| IELQV | I ICE | Output Delay | OE = VIL | Max | 120 | 150 | 200 | 250 | 115 |
| 101.011 | toe | Output Enable to | | Min | _ | _ | | | ns |
| tglav | IOE | Output Delay | CE = VIL | Max | 50 | 55 | 60 | 60 | lis |
| tehoz | tDF | Chip Enable HIGH | | Min | 0 | 0 | 0 | 0 | |
| tghqz | (Note 2) | or Output Enable HIGH, whichever comes first, to Output Float | | Max | 30 | 30 | 40 | 60 | ns |
| taxqx | ton | Output Hold from | | Min | 0 | 0 | 0 | 0 | ns |
| | | Addresses, CE, or OE, whichever occurred first | | Мах | _ | _ | _ | - | |


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X040 must not be removed from or inserted into a socket or board when V_{PP} or V_{CC} is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 pF$


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.




KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tacc toe after the falling edge of the addresses without impact on tacc.
- 2. tpr is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X400

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X400 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 524,288 by 8 bits/262,144 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X400 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



17344A-1




PRODUCT SELECTOR GUIDE

| Family Part No | | Am2 | ?7X400 | |
|------------------------------|------|------|--------|------|
| Ordering Part No: Vcc ±5% | -125 | | | -255 |
| V _{CC} ±10% | -120 | -150 | -200 | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS

Top View



Note:

PIN DESIGNATIONS


AB = Address Input (BYTE Mode)

 $\begin{array}{lll} A0-A17 & = & Address \ Inputs \\ \hline \hline BYTE & = & Byte/Word \ Switch \\ \hline \hline CE (E) & = & Chip \ Enable \ Input \\ \hline DQ0-DQ15 & = & Data \ Inputs/Outputs \\ \end{array}$

DU = No External Connection (Do Not Use)


Vss = Ground

LOGIC SYMBOL



^{1.} JEDEC nomenclature is in parentheses.

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | Valid Combinations | | | | | |
|--------------|--------------------|--|--|--|--|--|
| AM27X400-120 | | | | | | |
| AM27X400-125 | 7 | | | | | |
| AM27X400-150 | PC, JC, PI, JI | | | | | |
| AM27X400-200 | 7 1 0, 00, 1 1, 01 | | | | | |
| AM27X400-255 | 7 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



FUNCTIONAL DESCRIPTION Read Mode

The Am27X400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc-toe.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A0–A17 will address 256K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0–DQ7.

Standby Mode

The Am27X400 has a CMOS standby mode which reduces the maximum V_{CC} current to $100\,\mu\text{A}$. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at $V_{CC} \pm 0.3\,$ V. The Am27X400 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μ F bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | CE | ŌĒ | V _{PP} | Outputs |
|----------------|-------------|-----|-----------------|---------|
| Read | VIL | VIL | × | DOUT |
| Output Disable | VIL | VIH | Х | Hi-Z |
| Standby (TTL) | ViH | Х | Х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | Hi-Z |

Note:

1. X = Either VIH or VIL

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature -65°C to +125°C All Other Products -65°C to +150°C |
|--|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices | |
|------------------------|-------------------|
| Case Temperature (Tc) | 0°C to +70°C |
| Industrial (i) Devices | |
| Case Temperature (Tc) | -40°C to +85°C |
| Supply Read Voltages | |
| Vcc for Am27X400-XX5 + | 4.75 V to +5.25 V |

Operating ranges define those limits between which the functionality of the device is guaranteed.

Vcc for Am27X400-XX0 +4.50 V to +5.50 V



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|--|------|----------|------|
| Vон | Output HIGH Voltage | Юн = −400 μА | 2.4 | | V |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc+ 0.5 | V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | μА |
| lıo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА |
| lcc ₁ | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, lout = 0 mA | | 50 | mA |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27X400 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V during transactions, the inputs may overshoot to −2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

17344A-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

17344A-6

CAPACITANCE

| Parameter | | | PD | PD 040 | | PL 044 | |
|-----------|-----------------------|------------------------|-----|--------|-----|--------|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 6 | 8 | 9 | 11 | рF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 9 | 11 | 13 | 15 | рF |

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Parameter Symbols | | | | | | Am27X400 | | | |
|----------------------|----------|--|--------------------|-----|--------------|----------|------|------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -125 -120 | -150 | -200 | -255 | Unit |
| tavov | trcc | Address to | CE = OE = | Min | | _ | - | - | |
| | | Output Delay | VIL | Max | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | - | _ | - | _ | |
| | | Output Delay | | Max | 120 | 150 | 200 | 250 | ns |
| tGLQV | toe | Output Enable to | CE = VIL | Min | - | - | _ | _ | |
| | | Output Delay | | Max | 50 | 55 | 60 | 75 | ns |
| tehqz | tor | Chip Enable HIGH or | | Min | 0 | 0 | 0 | 0 | |
| tgHQZ | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Мах | 30 | 30 | 40 | 60 | ns |
| taxox | ton | Output Hold from | | Min | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | - | - | _ | - | ns |

Notes:


- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X400 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



17344A-8


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | May Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



- 1. OE may be delayed up to tACC -tOE after the falling edge of the addresses without impact on tACC.
- 2. tor is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27X4096

4 Megabit (262,144 x 16-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- **■** Fast access time
 - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X4096 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 262,144 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X4096 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



17345A-1

PRODUCT SELECTOR GUIDE

| Family Part No | Am27X4096 | | | | | |
|----------------------|-----------|------|------|------|--|--|
| Ordering Part No: | | | | | | |
| V _{CC} ±5% | -125 | | | -255 | | |
| V _{CC} ±10% | -120 | -150 | -200 | | | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 | | |
| CE (E) Access (ns) | 120 | 150 | 200 | 250 | | |
| OE (G) Access (ns) | 50 | 65 | 75 | 100 | | |

CONNECTION DIAGRAMS

Top View PDIP PLCC 40 D Vcc DQ14 DQ15 CE (E) 39 🛮 A17 DQ15 [3 38 A16 DQ14 37 A15 44 43 42 41 40 DQ13 [36 T A14 DQ12 [39 A13 DQ12 | 35 A13 38 A12 DQ11 🛮 8 DQ11 [34 A12 DQ10 [37 A11 DQ10 🗖 33 A11 DQ9 | 10 36 A10 32 A10 DQ9 [9 35 A9 DQ8 | 11 DQ8 🗍 10 31 A A9 V_{SS} ∏ 12 30 Vss Vss 🛘 11 NC ☐ 13 33 Пис DQ7 29 A8 12 DQ7 🛮 14 32 A8 DQ6 🛘 13 28 A7 DQ6 | 15 31 A7 27 A6 DQ5 🔲 14 DQ5 П А6 30 26 A5 DQ4 🔲 15 DQ4 🗖 17 29 П А5 25 h A4 DQ3 🗖 16 24 h A3 DQ2 17 23 A2 DQ1 18 22 A1 DQ0 19 21 ΑO ŌE (G) 🛛 20 Note: 17345A-2 17345A-3

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS


A0-A17 = Address Inputs $\overline{CE}(\overline{E})$ = Chip Enable Input
DQ0-DQ15 = Data Inputs/Outputs

DU = No External Connection (Do Not Use)

 $\frac{NC}{OE}$ = No Internal Connection = Output Enable Input Vcc = Vcc Supply Voltage Vpp = Program Supply Voltage

Vss = Ground


LOGIC SYMBOL





ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combi | Valid Combinations | | | | | |
|---------------|--------------------|--|--|--|--|--|
| AM27X4096-120 | | | | | | |
| AM27X4096-125 | } | | | | | |
| AM27X4096-150 | PC, JC, PI, JI | | | | | |
| AM27X4096-200 | | | | | | |
| AM27X4096-255 |] | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27X4096 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X4096 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode Pins | CE | ŌĒ | Vpp | Outputs |
|----------------|-------------|-----|-----|---------|
| Read | VIL | VIL | Х | DOUT |
| Output Disable | x | ViH | Х | Hi-Z |
| Standby (TTL) | Viн | Х | Х | Hi-Z |
| Standby (CMOS) | Vcc ± 0.3 V | Х | Х | Hi-Z |

Note:

1. X = Either VIH or VII



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products |
|--|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect to Vss All pins except Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Note:

 Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

functionality of the device is guaranteed.

| Of Elizabilia firmand |
|--|
| Commercial (C) Devices |
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X4096-XX5 +4.75 V to +5.25 V |
| Vcc for Am27X4096-XX0 +4.50 V to +5.50 V |
| Operating ranges define those limits between which the |

5-104 Am27X4096

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|--|------|-----------|------|
| Vон | Output HIGH Voltage | loн = - 400 µA | 2.4 | | V |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | l v |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | V |
| l Li | Input Load Current | VIN = 0 V to +Vcc | | 1.0 | μА |
| lıo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, lout = 0 mA | | 50 | mA |
| lcc2 | Vcc TTL Standby Current | CE ≈ V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = V _{CC} ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X4096 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V during transactions, the inputs may overshoot to −2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

17345A-5




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

17345A-6



CAPACITANCE

| | | | PD | PD 040 | | PL 044 | |
|---------------------|-----------------------|------------------------|-----|--------|-----|--------|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 6 | 8 | 10 | 13 | pF |
| Соит | Output Capacitance | V _{OUT} = 0 V | 8 | 10 | 12 | 14 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Parameter | | | | | Am27X4096 | | | | |
|-----------|--|---|-----------|--------------|-----------|------|------|------|----|
| Sym | Symbols Parameter Test DEC Standard Description Conditions | | | -125 -120 | -150 | -200 | -255 | Unit | |
| tavov | trcc | Address to | CE = OE = | Min | _ | - | - | _ | 1 |
| LAVOV | 11100 | Output Delay | VIL | Max | 120 | 150 | 200 | 250 | ns |
| t=: 01/ | tce | Chip Enable to | OE = VIL | Min | _ | _ | _ | _ | _ |
| telav | ICE | Output Delay | 02 - 112 | Max | 120 | 150 | 200 | 250 | ns |
| tgLQV | tgi ov toE Output Enable to | CE = VIL | Min | - | _ | _ | - | 1 | |
| IGLQV | IOE | Output Delay | OL = VIL | Max | 50 | 55 | 60 | 60 | ns |
| tehoz | tDF | 01: 5 11: 11011 | | Min | 0 | 0 | 0 | 0 | 4 |
| tghqz | (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Max | 40 | 40 | 40 | 60 | ns |
| tayoy | ton | Output Hold from | | Min | 0 | 0 | 0 | 0 | |
| taxqx | IOH | Addresses, CE, or OE, whichever occurred first | | Max | _ | - | - | - | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X4096 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



17345A-8


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

1. \overline{OE} may be delayed up to t_{ACC} – t_{OE} after the falling edge of the addresses without impact on t_{ACC}.

17345A-9

2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Advanced Micro Devices

Am27X080

8 Megabit (1,048,576 x 8-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control function


GENERAL DESCRIPTION

The Am27X080 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 1,048 K words by 8 bits per word and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X080 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




17346A-1




PRODUCT SELECTOR GUIDE

| Family Part No. | | Am27 | X080 | |
|---|------|------|------|------|
| Ordering Part No V _{CC} ±5% | -125 | | | -255 |
| V _{CC} ±10% | -120 | -150 | -200 | |
| Max Access Time (ns) | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAMS Top View





Notes:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0-A19

Address Inputs

CE (E)

= Chip Enable Input

DQ0-DQ17

= Data Inputs/Outputs

 \overline{OE} (\overline{G})

- Bata III pater Carpate

•

= Output Enable Input

Vcc

= Vcc Supply Voltage


 V_{PP}

= Program Supply Voltage

 V_{SS}

= Ground


LOGIC SYMBOL





ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Comb | Valid Combinations | | | | |
|--------------|--------------------|--|--|--|--|
| AM27X080-120 | | | | | |
| AM27X080-125 | PC, JC, PI, JI | | | | |
| AM27X080-150 | | | | | |
| AM27X080-200 | 1 | | | | |
| AM27X080-255 | 1 | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



FUNCTIONAL DESCRIPTION Read Mode

The Am27X080 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}/V_{PP}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tAcc-toe.

Standby Mode

The Am27X080 has a CMOS standby mode which reduces the maximum Vcc current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X080 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V $_{IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}/\text{V}_{PP}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | OE/V _{PP} | Outputs |
|----------------|------|-------------|--------------------|---------|
| Read | | VIL | VIL | DOUT |
| Output Disable | | X | ViH | Hi-Z |
| Standby (TTL) | | VIH | Х | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | X | Hi-Z |

Note:

1. $X = Either V_{IH} or V_{IL}$



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature |
|--|
| OTP Products65°C to +125°C |
| All Other Products –65°C to +150°C |
| Ambient Temperature |
| with Power Applied55°C to +125°C |
| Voltage with Respect to V _{SS} |
| All pins except A9,VPP,Vcc0.6 V to Vcc + 0.6 V |
| Vcc0.6 V to +7.0 V |

Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{cc} +0.5 V which may overshoot to V_{cc} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (| (C) De | vices |
|--------------|--------|-------|
| | 0,00 | 41063 |

Case Temperature (Tc) 0°C to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40°C to +85°C

Supply Read Voltages

Vcc for Am27X080-XX5 +4.75 V to +5.25 V Vcc for Am27X080-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|---|---------------------|---------|------|
| Vон | Output HIGH Voltage | юн = - 400 μА | V _{CC} 0.8 | | ٧ |
| Vol | Output LOW Voltage | loL = 2.1 mA | | 0.45 | ٧ |
| ViH | Input HIGH Voltage | | 0.7 Vcc | Vcc+0.5 | ٧ |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | ٧ |
| lu | Input Load Current | V _{IN} = 0 V to +Vcc | | 1.0 | μА |
| lLO | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μА |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL,} f = 5 MHz, lout = 0 mA | | 40 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | <u>CE</u> = V _{CC} ± 0.3 V | | 100 | μΑ |

Notes:

- 1. Vcc must be simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27X080 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V during transitions, the inputs may overshoot -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.

40




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

15453B-6

CAPACITANCE

| Parameter | | | PD | 032 | PL | 032 | |
|-----------|-----------------------|------------------------|-----|-----|-----|-----|------|
| Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| CIN | Input Capacitance | V _{IN} = 0 V | 7 | 12 | 7 | 12 | ρF |
| Cout | Output Capacitance | V _{OUT} = 0 V | 12 | 16 | 12 | 16 | ρF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Parameter Symbols | | _ | | | Am27X0 | | 7X080 | K080 | |
|----------------------|-------------------|--|--------------------|-----|--------------|----------|--------------|--------------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -125 -120 | -150 | -200 | -255 | Unit |
| tavqv | trcc | Address to | CE = OE = VIL | Min | - | _ | | T _ | |
| | | Output Delay | | Max | 120 | 150 | 200 | 250 | ns |
| tELQV | tce | Chip Enable to | OE = VIL | Min | _ | T - | _ | | |
| | Output Delay | | Max | 120 | · 150 | 200 | 250 | ns | |
| tglav | October Enable to | CE = VIL | Min | _ | - | | 1 | | |
| | | Output Delay | | Max | 50 | 55 | 60 | 60 | ns |
| tehqz tghqz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, | | Min | 0 | 0 | 0 | 0 | |
| | | whichever comes first, to Output Float | | Max | 40 | 40 | 40 | 60 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | - | - | - | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sample and not 100% tested.
- 3. Caution: The Am27X080 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.


4. Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.




KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | May Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X800

8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit) CMOS ExpressROM™ Device



- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 150 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X800 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 1,048,576 by 8 bits/524,288 x 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 150 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X800 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




17347A-1



PRODUCT SELECTOR GUIDE

| Family Part No | | Am27X800 | |
|----------------------|------|----------|------|
| Ordering Part No: | | | T |
| V _{CC} ±5% | -155 | | 055 |
| V _{CC} ±10% | -150 | 200 | -255 |
| Max Access Time (ns) | | -200 | |
| | 150 | 200 | 250 |
| CE (E) Access (ns) | 150 | 200 | 250 |
| OE (G) Access (ns) | 65 | 75 | 100 |

CONNECTION DIAGRAMS




PIN DESIGNATIONS

AB = Address Inputs (BYTE Mode)

A0-A18 Address Inputs **BYTE** Byte/Word Switch CE (E) Chip Enable Input DQ0-DQ15 = Data Inputs/Outputs NC No Internal Connection OE (G) Output Enable Input Vcc Vcc Supply Voltage V_{PP} Program Supply Voltage Vss Ground


LOGIC SYMBOL





ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| Am27X800-150 | | | | | |
| Am27X800-155 | PC, JC, PI, JI | | | | |
| Am27X800-200 |] 10,00,11,01 | | | | |
| Am27X800-255 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

5-120 Am27X800



FUNCTIONAL DESCRIPTION Read Mode

The Am27X800 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{OE} has been LOW and addresses have been stable for at least tacc—toE.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, input A0–A18 will address 512K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 1 Mbyte of data can be accessed. The 8 bits of data will appear on DQ0–DQ7.

Standby Mode

The Am27X800 has a CMOS standby mode which reduces the maximum Vcc current to 100 $\mu\text{A}.$ It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X800 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode | Pins | CE | ŌĒ | V _{PP} | Outputs |
|----------------|------|-------------|-----|-----------------|---------|
| Read | | VIL | VIL | X | DOUT |
| Output Disable | | ViL | ViH | × | Hi-Z |
| Standby (TTL) | | VIH | X | X | Hi-Z |
| Standby (CMOS) | | Vcc ± 0.3 V | Х | X | Hi-Z |

Note:

1. X = Either VIH or VIL



ABSOLUTE MAXIMUM RATINGS

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} +0.5 V which may overshoot to V_{CC} +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices |
|---|
| Case Temperature (Tc) 0°C to +70°C |
| Industrial (I) Devices |
| Case Temperature (Tc)40°C to +85°C |
| Supply Read Voltages |
| Vcc for Am27X800-XX5 +4.75 V to +5.25 V |
| Vcc for Am27X800-XX0 +4.50 V to +5.50 V |
| |

Operating ranges define those limits between which the functionality of the device is guaranteed.

5-122 Am27X800



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
|---------------------|--------------------------------|--|------|---------|----------|
| Vон | Output HIGH Voltage | юн = - 400 µA | 2.4 | | V |
| Vol | Output LOW Voltage | lo _L = 2.1 mA | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc+0.5 | T V |
| VIL | Input LOW Voltage | | -0.5 | +0.8 | l v |
| lu | Input Load Current | V _{IN} = 0 V to +V _{CC} | | 1.0 | <u> </u> |
| lo | Output Leakage Current | Vout = 0 V to +Vcc | | 5.0 | μΑ |
| lcc1 | Vcc Active Current (Note 3) | CE = V _{IL} , f = 5 MHz, lout = 0 mA | | 50 | μA mA |
| lcc2 | Vcc TTL Standby Current | CE = V _{IH} | | 1.0 | mA |
| lcc3 | Vcc CMOS Standby Current | CE = Vcc ± 0.3 V | | 100 | μА |

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X800 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. l_{CC1} is tested with $\overline{OE} = V_{HI}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V during transactions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

17344A-5 17344A-6

Am27X800 5-123



CAPACITANCE

| AFAOITAI | | | PD | 042 | PL | 044 | |
|---------------------|-----------------------|------------------------|-----|-----|-----|-----|------|
| Parameter Symbol | Parameter Description | Test Conditions | Тур | Max | Тур | Max | Unit |
| Cin | Input Capacitance | V _{IN} = 0 V | 10 | 18 | 10 | 18 | pF |
| Cout | Output Capacitance | V _{OUT} = 0 V | 10 | 18 | 10 | 18 | pF |

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

| Par | ameter | | | | 4 | Am27X800 | | |
|----------------|-----------------|---|---------------|---------------------------------------|--------------|----------|----------|------|
| | mbols | Parameter | Test | | -155 -150 | -200 | -255 | Unit |
| JEDEC | Standard | Description | Conditions | · · · · · · · · · · · · · · · · · · · | -150 | -200 | -200 | |
| tavqv | trcc | Address to Output Delay | CE = OE = VIL | Min Max | 150 | 200 | 250 | ns |
| telav | tce | Chip Enable to Output Delay | OE = VIL | Min Max | - 150 | 200 | _ 250 | ns |
| tgLQV | toE | Output Enable to Output Delay | CE = VIL | Min Max | _ 55 | 60 | - 60 | ns |
| tehaz tghaz | tDF (Note 2) | Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float | | Min Max | 40 | 40 | 60 | ns |
| taxqx | tон | Output Hold from Addresses, CE, or OE, whichever occurred first | | Min Max | 0 - | 0 - | 0 - | ns |

Notes:


- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sample and not 100% tested.
- 3. Caution: The Am27X800 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 pF$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

Am27X800 5-124

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.




KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
|-----------------|--|---|
| | Must be Steady | Will be Steady |
| | May Change from H to L | Will be Changing from H to L |
| | May Change from L to H | Will be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| >> | Does Not Apply | Center Line is High- Impedance "Off" State |

KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tACC toE after the falling edge of the addresses without impact on tACC.
- 17347A-9

2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

SECTION



6 PROGRAMMING

| Section 6 | Programming | 6-1 |
|-----------|---|-------------|
| | Programming Methodology | 0-1 |
| | Flashrite Programming Flowshort | 6 -3 |
| | Flashrite Programming Flowchart | 6-4 |
| | DC Programming Characteristics | 6-5 |
| | Switching Characteristics and Waveforms | 6-5 |
| | Initd-Party Programming Support | 6 0 |



口

PROGRAMMING

All of AMD's CMOS EPROMs now utilize the fast Flashrite™ programming algorithm. Programming the 256K EPROM typically takes 4 seconds, the 1 Mbit EPROM 16 seconds, and the 4 Mbit 1 minute. Bit locations may be programmed singly, in blocks or at random.

PROGRAMMING METHODOLOGY

Upon delivery or after each erasure, AMD's CMOS EPROM has all bits in the "ONE" or HIGH state. "ZEROs" are loaded into the device through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE}}$ and $\overline{\text{PGM}}^*$ are at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8- or 16-bits in parallel (depending upon the device organization) to the data output pins.

The flowchart on the next page shows AMD's Flashrite programming algorithm. The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum pulse count is reached. This process is repeated while sequencing through each address of the device. This part of the algorithm is done at $V_{\rm CC}=6.25~V$ to assure that each EPROM bit is programmed to a sufficiently high threshold voltage.

Program Verify

A program verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$ at V_{IL} , $\overline{\text{PGM}}^*$ at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Read Verify

After the final address is programmed, a read verify on the entire EPROM is performed at $V_{\text{CC}} = V_{\text{PP}} = 5.25 \text{ V}.$

*Not all devices have the PGM pin.

Figure 6-1 Flashrite Programming Flowchart




Table 6-1 **DC Programming Characteristics** (T_A = +25°C ±5°C) (Notes 1, 2 and 3)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | 11-14 |
|---------------------|---------------------------------------|--------------------|---------|-----------|------------|
| lu | Input Current (All Inputs) | VIN = VIL or VIH | 141111 | | Unit |
| VIL | Input LOW Level | VIN - VILOI VIA | -0.5 | 0.8 | μA |
| ViH | Input HIGH Level | | 0.7 Vcc | Vcc + 0.5 | |
| VoL | Output LOW Voltage During Verify | loL = 2.1 mA | 0.7 VCC | 0.45 | V |
| Vон | Output HIGH Voltage During Verify | IOH = -400 µA | 2.4 | 0.45 | |
| Vн | A9 Auto Select Voltage | | 11.5 | 12.5 | V |
| lcc3 | Vcc Supply Current (Program & Verify) | | 11.3 | 50 | mA |
| IPP2 | VPP Supply Current (Program) | CE = VIL, OE = VIH | + | 30 | |
| Vcc ₁ | Flashrite Supply Voltage | - 12, 32 - VIII | 6.00 | 6.50 | mA |
| | Flashrite Programming Voltage | | 12.5 | 13.0 | <u>v</u> _ |

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. When programming an AMD CMOS EPROM, a 0.1 μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Switching Characteristics and Waveforms


These programming switching characteristics and waveforms apply to the following AMD EPROM devices: Am27C64, Am27C128, Am27C010, Am27H010, Am27LV010, Am27C1024, Am27C020, Am27LV020 and Am27C2048.

Table 6-2 **Switching Programming Characteristics** (T_A = +25°C ±5°C) (Notes 1, 2 and 3)

| Parameter Symbols | | | | | |
|----------------------|----------|-------------------------------------|-----|-----|--------------|
| JEDEC | Standard | Parameter Description | Min | Max | Unit |
| tavel | tas | Address Setup Time | 2 | | |
| tdzgl | toes | OE Setup Time | 2 | | μs |
| tdvel | tos | Data Setup Time | 2 | | μs |
| tGHAX | tah | Address Hold Time | 0 | | - |
| tehdx | tрн | Data Hold Time | 2 | | μs |
| tghqz | tDFP | Output Enable to Output Float Delay | 0 | 130 | μs ns |
| tvps | tvps | VPP Setup Time | 2 | 100 | |
| tELEH1 | tpw | PGM Program Pulse Width | 95 | 105 | μs |
| tvcs | tvcs | Vcc Setup Time | 2 | 100 | μs |
| tELPL | tces | CE Setup Time | 2 | | μs |
| tGLQV | toe | Data Valid from OE | | 150 | μs ns |

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the above devices, a 0.1 µF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Flashrite Programming Algorithm Waveform (Notes 1 and 2) Figure 6-2



- 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH}.
- 2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.


These programming switching characteristics and waveforms apply to the following EPROM devices: Am27C256, Am27H256, Am27C040, Am27C400, Am27C4096 and Am27C800.

Table 6-3 Switching Programming Characteristics $(T_A = +25^{\circ}C \pm 5^{\circ}C)$ (Notes 1, 2 and 3)

| Parameter Symbols | | | | | |
|----------------------|----------|-------------------------------------|-----|-----|----------|
| JEDEC | Standard | Parameter Description | Min | Max | Un |
| tavel | tas | Address Setup Time | 2 | | με |
| tdzgl | toes | OE Setup Time | 2 | | μs |
| tdvel | tos | Data Setup Time | 2 | | μs |
| tGHAX | tan | Address Hold Time | 0 | | μs |
| tehdx | ton | Data Hold Time | 2 | | μs |
| tghaz | tDFP | Output Enable to Output Float Delay | 0 | 130 | ns |
| tvps | tvps | Vpp Setup Time | 2 | | μs |
| tELEH1 | tpw | PGM Program Pulse Width | 95 | 105 | |
| tvcs | tvcs | Vcc Setup Time | 2 | .00 | μs |
| tglav | toe | Data Valid from OE | | 150 | μs ns |

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the above devices, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Figure 6-3 Flashrite Programming Algorithm Waveform (Notes 1 and 2)



1. The input timing reference level is 0.8 V for VIL and 2 V for VIH.

2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.



These programming switching characteristics and waveforms apply to the Am27C512 and Am27C080 devices.


Table 6-4 Switching Programming Characteristics $(T_A = +25^{\circ}C \pm 5^{\circ}C)$ (Notes 1, 2 and 3)

| Parameter Symbols | | | | | | |
|----------------------|----------------------------------|-----------------------------------|-----|-----|------|--|
| JEDEC | C Standard Parameter Description | | Min | Max | Unit | |
| tavel | tas | Address Setup Time | 2 | | μs | |
| tDVEL | tos | Data Setup Time | 2 | | μs | |
| tghax | tah | Address Hold Time | 0 | | μs | |
| tehdx | tDH | Data Hold Time | 2 | | μs | |
| tehoz | tDFP | Chip Enable to Output Float Delay | 0 | 130 | ns | |
| tvps | tvps | V _{PP} Setup Time | 2 | | μs | |
| tELEH | tpw | CE Program Pulse Width | 95 | 105 | μs | |
| tycs | tvcs | Vcc Setup Time | 2 | | μs | |
| tELQV | tov | Data Valid from OE | | 150 | ns | |
| tehgl | toeh | OE/V _{PP} Hold Time | 2 | | ns | |
| tGLEL | tvr | OE/V _{PP} Recovery Time | 2 | | ns | |

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the above devices, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Figure 6-4 Flashrite Programming Algorithm Waveform (Notes 1 and 2)



- 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH}.
- 2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.

THIRD-PARTY PROGRAMMING SUPPORT

Recommended Vendors

Advin Systems

PILOT-U84 Programmer PILOT-U40 Programmer PILOT-145 Programmer PILOT-GCE Programmer PILOT-832D Programmer

BP Microsystems

BP-1200 Programmer CP-1128 Programmer EP-1132 Programmer EP-1140 Programmer EP-1 Programmer

Data I/O Corporation

2900 Programmer UniPak 2B Programmer BoardSite Programmer HandlerSite Programmer UniSite 40 Programmer S1000 Programmer 3900 Programmer

Elan Digital Systems Ltd

132 Programmer 142 Programmer 232 Programmer 532 Programmer 832 Programmer 840 Programmer 928 Programmer 932 Programmer 940 Programmer

Logical Devices

ALLPRO 88/XR Programmer Husky Programmer GangPro-8+ Programmer GangPro-S Model II Programmer

Stag Microsystems

39M101 Programmer 41M101 Programmer 41M102 Programmer 41M111 Programmer 41M121 Programmer 42M101 Programmer ZM3000 Programmer Orbit Programmer Solar Programmer Stratus-2 Programmer System 1040/84 Programmer



PROGRAMMING UPDATE

The following charts provide the latest information on programming support for AMD's CMOS EPROMs from the following vendors:

Advin Systems, Inc. BP Microsystems Data I/O Corporation Elan Digital Systems Ltd. Logical Devices Stag Microsystems

These charts indicate the Versions as well as the Family code (where appropriate) that incorporates the **FLASHRITE™ Programming Algorithm** for all of their "popular" models.

Table 6-6 Advin Systems

| | | | Version | | | |
|------------------------|-------------------|-------------------|-------------------|-------------------|------------------|--|
| Part Number Package | PILOT -U84 | PILOT -U40 | PILOT -145 | PILOT -GCE | PILOT -832D | |
| Am27C64 | | | | | JOZE | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C128 | | | | 1.0.12 | V10.45 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C256 | | | | | V 10.40 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27H256 | | | | V 10.12 | ¥10.40 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C512 | | | 7.10.12 | ¥10.42 | V 10.43 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C010 DIP | V10.42 | 1440 40 | | | ¥10.43 | |
| PLCC | V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27H010 | | | | | ¥10.40 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C100 | | | | | V 10.43 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 | |
| Am27C1024 | | | | ¥ 10.42 | V 10.43 | |
| DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | | V10.43 V10.43 | |



Table 6-6 Advin Systems (continued)

| | | | Version | | |
|--------------------------|-----------------------------|-----------------------------|-------------------|-------------------|------------------|
| Part Number Package | PILOT -U84 | PILOT -U40 | PILOT -145 | PILOT -GCE | PILOT -832D |
| Am27C020 DIP | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 |
| PLCC Am27C2048 DIP PLCC | V10.42 V10.42 V10.42* | V10.42 V10.42 V10.42* | V10.42 V10.42* | | V10.43 V10.43 |
| Am27C040 DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | V10.43 V10.43 |
| Am27C400 DIP PLCC | V10.42 | V10.42 | V10.42 | | V10.43 |
| Am27C4096 DIP PLCC | V10.42 V10.42* | V10.42 V10.42* | V10.42 V10.42* | | V10.43 V10.43 |

Notes:

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. Programmer models PILOT-U84, PILOT-U40, PILOT-145 and PILOT-GCE are single socket programmers whereas PILOT-832D is a gang programmer.
- 3. Programmer model PILOT-GCE does not support the X16 organizations.
- PLCC packages for all devices (marked with an *) for the following programmers: PILOT-U84, PILOT-U40, PILOT-145 and PILOT-GCE require separate modules. These modules are listed below:

PX-32 32-pin PLCC (X8 organizations)

PX-44 44-pin PLCC (X16 organizations)

5. For further information please contact Advin Systems directly at (408) 243-7000.

Table 6-7 **BP Microsystems**

| | Version (DIP Packages only) | | | | | |
|-------------|-----------------------------|---------|---------|---------|---------------------------------------|--|
| Part Number | BP-1200 | CP-1128 | EP-1140 | EP-1132 | EP-1 | |
| Am27C64 | V2.05 | V2.05 | V2.05 | V2.05 | V2.05 | |
| Am27C128 | V2.05 | V2.05 | V2.05 | V2.05 | V2.05 | |
| Am27C256 | V2.05 | V2.05 | V2.05 | V2.05 | V2.05 | |
| Am27H256 | V2.05 | V2.05 | V2.05 | V2.05 | V2.05 | |
| Am27C512 | V2.05 | V2.05 | V2.05 | V2.05 | V2.05 | |
| Am27C010 | V2.05 | | V2.05 | V2.05 | V 2.00 | |
| Am27H010 | V2.05 | | V2.05 | V2.05 | | |
| Am27C100 | V2.05 | | V2.05 | V2.05 | · · · · · · · · · · · · · · · · · · · | |
| Am27C1024 | V2.05 | | V2.05 | | | |
| Am27C020 | V2.05 | | V2.05 | V2.05 | | |
| Am27C2048 | V2.05 | | V2.05 | . 2.00 | | |
| Am27C040 | V2.05 | | V2.05 | V2.05 | | |
| Am27C400 | V2.05 | | | ¥2.05 | | |
| Am27C4096 | | | | | | |

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. There is a reason for the "blanks" above due to the fact that each module serves a specific DIP Package Pin-count(s):

| Model | Package Pin-Count |
|---------|--------------------|
| BP-1200 | 28, 32 and 40 pins |
| CP-1128 | 28 pin |
| EP-1140 | 28, 32 and 40 pins |
| EP-1132 | 28 and 32 pins |
| EP-1 | 28 pin |

- 3. All LCC/PLCC packages require adapters. These adapters are common for all programmers. Please contact BP Microsystems directly for availability of these adapters.
- 4. For further information please contact BP Microsystems directly at (713) 461-9430.



Table 6-8 Data I/O

| | Version (Family Code) | | | |
|-------------------------|-------------------------|----------------------|------------------------|--|
| Part Number Package | 2900 | UNIPAK 2B | AutoSite | |
| Am27C64 | | | | |
| DIP PLCC | V1.0 (D6) V1.4 (D6) | V23 (5C) V24 (5C) | V3.6 (D6) V3.6 (D6) | |
| Am27C128 | | | | |
| DIP PLCC | V1.0 (11D) V1.5 (D6) | V23 (5C) V25 (5C) | V3.6 (D6) V3.6 (D6) | |
| Am27C256 | | | | |
| DIP PLCC | V1.0 (5C) V1.4 (5C) | V23 (5C) V24 (5C) | V3.6 (5C) V3.6 (5C) | |
| Am27H256 DIP PLCC | V1.7 (1DF) | V27 (D6) | V3.6 (1DF) | |
| Am27C512 | | | | |
| DIP PLCC | V1.0 (5E) V1.4 (5E) | V23 (5E) V24 (5E) | V3.6 (5E) V3.6 (5E) | |
| Am27C010 | | | | |
| DIP PLCC | V1.0 (D6) V1.2 (D6) | V24 (5C) V24 (5C) | V3.6 (D6) V3.6 (D6) | |
| Am27H010 DIP PLCC | V1.4 (D6) | V24 (5C) | V3.6 (D6) | |
| Am27C100 DIP | V1.0 (D6) | V20 (D6) | 3.6 (D6) | |
| Am27C1024 | 11.0 (2.0) | 120 (= 1) | | |
| DIP PLCC | V1.0 (5F) V1.5 (5F) | V18 (5F) V25 (5F) | V3.6 (5F) V3.6 (5F) | |

Table 6-8 Data I/O (continued)

| | Version (Family Code) | | | |
|------------------------|------------------------|----------|------------|--|
| Part Number Package | 2900 UNIPAK 2B | | AutoSite | |
| Am27C020 | | | | |
| DIP PLCC | V1.0 (D6) | V19 (D6) | V3.6 (D6) | |
| Am27C2048 | | | | |
| DIP PLCC | V1.1 (5F) V1.9 (5F) | V21 (5F) | V3.6 (5F) | |
| Am27C040 | | | | |
| DIP PLCC | V1.3 (D6) | V23 (5C) | V3.6 (D6) | |
| Am27C400 | | | | |
| DIP PLCC | V2.0 (5F) | | 3.9 | |
| Am27C4096 | | | | |
| DIP PLCC | V2.0 (5F) V2.1 (5F) | | 1.1 1.5 | |

- 1. Information listed above applies for all speed grades of that particular device/package.
- The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.
- All AMD EPROMs not specifically supported by Data I/O can be programmed using Intel's Quick-Pulse™ Programming algorithm. Intel's pin-out code must be manually entered as "Autoselect" will not work.



Table 6-8 Data I/O (continued)

| | | Version (Family Code) | (Family Code) | | |
|-------------------------|-------------------------|------------------------|-------------------------|--|--|
| Part Number Package | UniSite 40 | S1000 | 3900 | | |
| Am27C64 | | | | | |
| DIP PLCC | V3.2 (D6) V3.3 (D6)* | V19 (B5C) V19 (B5C) | V1.0 (D6) V1.0 (D6) | | |
| Am27C128 | | | | | |
| DIP PLCC | V3.2 (D6) V3.4 (D6)* | V19 (B5C) V20 (B5C) | V1.0 (D6) V1.0 (D6) | | |
| Am27C256 | | | | | |
| DIP PLCC | V3.2 (5C) V3.3 (5C)* | V18 (B5C) V20 (B5C) | V1.0 (5C) V1.0 (5C) | | |
| Am27H256 DIP PLCC | V3.6 (1DF) | V23 (B5C) | V1.0 (1DF) V1.0 (D6) | | |
| Am27C512 | | | | | |
| DIP PLCC | V3.2 (5E) V3.3 (5E)* | V19 (B5E) V22 (B5E) | V1.0 (5E) V1.0 (5E) | | |
| Am27C010 | | | | | |
| DIP PLCC | V2.7 (D6) V3.1 (D6)* | V15 (D5C) V20 (D5C) | V1.0 (D6) V1.0 (D6) | | |
| Am27H010 | | | | | |
| DIP PLCC | V3.3 (D6) | V19 (D5C) | V1.0 (D6) | | |
| Am27C100 | | | | | |
| DIP | V2.7 (D6) | V14 (C5C) | V1.0 (D6) | | |
| Am27C1024 | | | | | |
| DIP PLCC | V2.5 (5F) V3.4 (5F)* | V17 (5F) V20 (5F) | V1.0 (5F) V1.0 (5F) | | |

Table 6-8 Data I/O (continued)

| | Version (Family Code) | | | | |
|------------------------|-------------------------|------------------------|------------------------|--|--|
| Part Number Package | UniSite 40 | S1000 | 3900 | | |
| Am27C020 | | | | | |
| DIP PLCC | V2.6 (D6) | V13 (D5C) | V1.0 (D6) | | |
| Am27C2048 | | | | | |
| DIP PLCC | V3.0 (5F) V3.8 (5F)* | V16 (E5F) V24 (E5F) | V1.0 (5F) | | |
| Am27C040 | | | ,,,,, | | |
| DIP PLCC | V3.2 (D6) | V19 (FD6) | V1.0 (D6) | | |
| Am27C400 | | | | | |
| DIP PLCC | V3.9 (5F) | V26 (F5F) | V1.4 (5F) | | |
| Am27C4096 | | | | | |
| DIP PLCC | V3.9 (5F) V4.0 (5F) | V26 (F5F) V26 (F5F) | V1.4 (5F) V1.5 (5F) | | |

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. UNISITE 40 requires an optional PinSite Programming Module for PLCC Packages (marked with an *).
- The 3900 programmer model requires an optional PLCC Package Base as it uses the Universal Package System™.
- 4. The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.
- All AMD EPROMs not specifically supported by Data I/O can be programmed using Intel's Quick-Pulse™ Programming algorithm. Intel's pin-out code must be manually entered as "Autoselect" will not work.



Table 6-9 ELAN

| | | | Version | | | |
|-------------|--------|--------|--------------------------|--------|------|------|
| | | | 132 232 532 832 | 840 | Ada | pter |
| Part Number | 142 | 928 | 932 | 940 | LCC | PLCC |
| Am27C64 | E 5.00 | E 5.00 | E 5.00 | | A86A | A86 |
| Am27C128 | E 5.00 | E 5.00 | E 5.00 | | A86A | A86 |
| Am27C256 | E 5.00 | E 5.00 | E 5.00 | | A86A | A86 |
| Am27H256 | | | | | | |
| Am27C512 | E 5.00 | E 5.00 | E 5.00 | | A86A | A86 |
| Am27C010 | E 5.00 | | E 5.00 | | A104 | A104 |
| Am27H010 | | | | | | |
| Am27C1024 | E 5.00 | | | E 5.00 | A94A | A94 |
| Am27C020 | E 5.01 | | E 5.01 | | A104 | A104 |
| Am27C2048 | E 5.01 | | | E 5.01 | A94A | A94 |
| Am27C040 | E 5.01 | | E 5.01 | | A104 | A104 |
| Am27C400 | | | | | | |
| Am27C4096 | | | | | | |

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. There is a reason for the "blanks" above due to the fact that each ZIFPAK model serves a specific DIP Package Pin-count (s):

| Model | DIP Package Pin-Count |
|----------------------------|-----------------------|
| 142 | 28, 32 and 40 pins |
| 928 | 28 pin |
| 132, 232, 532, 832 and 932 | 28 and 32 pins |
| 840 and 940 | 40 pin |
| | |

- 3. All LCC and PLCC Packages require the specific adapter listed. Each adapter supports all ZIFPAK models listed for a specific device.
- 4. The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.

Table 6-10 Logical Devices

| L | Version | | | | | | |
|------------------------|-----------------|-------|----------------|-----------------------|--|--|--|
| Part Number Package | ALLPro 88/XR | Husky | GangPro -8+ | GangPro-S Model II | | | |
| Am27C64 | | | | | | | |
| DIP PLCC | V2.1 V2.1 | | V1.0 V1.0* | V1.0 V1.0* | | | |
| Am27C128 | | | | | | | |
| DIP PLCC | V2.1 V2.1 | | V1.0 V1.0* | V1.0 V1.0* | | | |
| Am27C256 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | | V1.0 V1.0* | V1.0 V1.0* | | | |
| Am27H256 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | • | | | | | |
| Am27C512 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | | V1.0 V1.0* | V1.0 V1.0* | | | |
| Am27C010 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | | | | | | |
| Am27H010 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | | | | | | |
| Am27C100 DIP | | | | | | | |
| Am27C1024 | | | | | | | |
| DIP PLCC | V2.2 V2.2 | | | V1.0 | | | |



Table 6-10 Logical Devices (continued)

| | Version | | | | | |
|------------------------|-----------------|-------------------|----------------|-----------------------|--|--|
| Part Number Package | ALLPro 88/XR | Husky | GangPro -8+ | GangPro-S Model II | | |
| Am27C020 | | | | | | |
| DIP PLCC | V1.5C V1.5C | V2.10 V2.10* | V1.0 V1.0* | V1.0 V1.0* | | |
| Am27C2048 | | | | | | |
| DIP PLCC | V2.2 V2.2 | | | V1.0-3 | | |
| Am27C040 | | | | | | |
| DIP PLCC | V2.2 V2.2 | V2.4R1 V2.4R1* | V1.1 V1.1* | V1.0 V1.0* | | |
| Am27C400 | | | | | | |
| DIP PLCC | | | | | | |
| Am27C4096 | | | | | | |
| DIP PLCC | V2.2 V2.2 | | | V1.0-3 | | |

Notes

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. The ALLPRO programmer model has PLCC Package programming capability.
- 3. The programmer models HUSKY and GANGPRO-8+ need separate adapters for PLCC Packages. These adapters are not currently offered by Logical Devices and need to be procured from third-party vendors. Please contact Logical Devices for additional information on these adapters.
- 4. The programmer model GANGPRO-S MODEL II needs a separate adapter OPTGP2-E32 for 32-pin PLCC Packages and is currently offered directly by Logical Devices. 44-pin PLCC Packages are currently not supported on this programmer.
- 5. The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- 6. The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.
- 7. For further information please contact Logical Devices directly at (305) 974-0967.

Table 6-11 Stag Microsystems

| | | | Software Revision | | | | | |
|------------------------|-----------------|--|-------------------|-----------------|--------|--------|--------|---------------|
| Part Number Package | Pin-Out Code | 39M101 | 41 M 101 | 41 M 102 | 41M111 | 41M121 | 42M101 | ZM300 |
| Am27C64 | 9FDA | | | | | | | |
| DIP PLCC | | 9.0 | 6.0 | | 6.0 | | 6.0 | 11.1 11.1' |
| Am27C128 | 9FDB | | | | | | | |
| DIP PLCC | | 9.0 | 6.0 | | 6.0 | | 6.0 | 9.0 9.0¹ |
| Am27C256 | 9FDC | | | | | | | |
| DIP PLCC | | 4.0 | 4.3 | | 4.3 | | 4.3 | 9.0 9.0¹ |
| Am27H256 | | | | | | | | |
| DIP PLCC | | | | | | | | |
| Am27C512 | 9FDD | | | | | | | |
| DIP PLCC | | 4.0 | 4.0 | | 4.0 | | 4.0 | 9.0 9.0¹ |
| Am27C010 | 9FE1 | | | | | | | 0.0 |
| DIP PLCC | | 4.0 | 4.0 | | | 4.0 | 4.0 | 9.0 9.0¹ |
| Am27H010 | | | | | | | | |
| DIP PLCC | | | | | | | | |
| Am27C100 | 9FE3 | | | | | | | |
| DIP | | 9.0 | 6.0 | | | 6.0 | 6.0 | 11.1 |
| Am27C1024 | 9FF1 | The state of the s | | | | | | |
| DIP PLCC | | 4.0 | | 5.0 | | | | 10.0 10.0² |
| Am27C020 | 9FE2 | | | | | | | |
| DIP PLCC | | 7.0 | 6.0 | | | 6.0 | 6.0 | 8.0 8.0¹ |



Table 6-11 Stag Microsystems (continued)

| | | Software Revision | | | | | | |
|------------------------|-----------------|-------------------|--------|--------|-----------------|-----------------|-----------------|-------------------|
| Part Number Package | Pin-Out Code | 39M101 | 41M101 | 41M102 | 41 M 111 | 41 M 121 | 42 M 101 | ZM300 |
| Am27C2048 | 9FF2 | | | | | | | |
| DIP PLCC | | 7.0 | | 6.0 | | | | 11.1 ² |
| Am27C040 | 9FE4 | | | | | | | |
| DIP PLCC | | 10.0 | 7.0 | | | | 7.0 | |
| Am27C400 | | | | | | | | |
| DIP PLCC | | | | | | | | |
| Am27C4096 | 9FF4 | | | | | | | |
| DIP PLCC | | 9.0 | | 6.0 | | | | 11.3 11.3² |

Notes:

- 1. Information listed above applies for all speed grades of that particular device/package.
- 2. There is a reason for the "blanks" above as each module serves a specific package and pin-count(s):

| Model | Package | Pin-Count |
|--------------------|----------|--------------------|
| 39M101 | DIP | 28, 32 and 40 pins |
| 41M101 | DIP | 28 and 32 pins |
| 41 M 102 | DIP | 40 pin |
| 41M111 | LCC/PLCC | 32 pin |
| 41M121 | LCC/PLCC | 32 pin |
| 42M101 | DIP | 28 and 32 pins |
| ZM3000 (UNIVERSAL) | All | All |

- PLCC Packages require separate adapters. The Legend for these adapters is as follows: 1 requires Zs3001 Adapter, 2 requires Zs3009 Adapter.
- 4. The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- 5. The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.
- For further information please contact Stag Microsystems directly at (408) 988-1118 in the U.S. and 707-332148 in the U.K.

Table 6-11 Stag Microsystems (continued)

| | Software Revision | | | | | |
|-------------|-------------------|-------|-----------|----------------|--|--|
| Part Number | Orbit | Solar | Stratos 2 | System 1040/84 | | |
| Am27C64 | 3.7 | 1.0 | 1.2 | 10.41 | | |
| Am27C128 | 3.7 | 1.0 | 1.2 | 10.41 | | |
| Am27C256 | 3.7 | 1.0 | 1.2 | 10.41 | | |
| Am27H256 | | 1.0 | | | | |
| Am27C512 | 3.7 | 1.0 | 1.2 | 10.41 | | |
| Am27C010 | 3.7 | 1.0 | 1.2 | 10.41 | | |
| Am27H010 | | 1.0 | | 10.41 | | |
| Am27C1024 | 3.7 | 2.0 | | 10.41 | | |
| Am27C020 | 3.7 | 1.0 | , | 10.41 | | |
| Am27C2048 | | 2.0 | | 10.41 | | |
| Am27C040 | | 1.0 | 1.2 | 10.41 | | |
| Am27C400 | | | | | | |
| Am27C4096 | | 2.0 | | 10.41 | | |

Notes:

- 1. Information listed above applies for all speed grades of that particular device.
- The Am27H010 can be programmed by manually entering the pinout code for the Am27C010, as the silicon signature for these devices are the same.
- The Am27H256 can be programmed by manually entering the pinout code for the Am27C256, as the silicon signature for these devices are the same.
- 4. For further information please contact Stag Microsystems directly at (408) 988-1188 in the U.S. and 707-332148 in the U.K.



SECTION



7 ARTICLE REPRINT

| Section 7 | Article Reprint | 7-1 |
|-----------|---|-----|
| | "Making EPROM/Flash Trade-Offs" Article Reprint | 7-3 |

SEMICONDUCTOR MEMORIES

Making EPROM/flash trade-offs

By Datar Lalvani Strategic Marketing Manager and Kurt Wolf Senior Product Marketing Engineer Advanced Micro Devices Inc. Sunnyvale, Calif.

> he non-volatile memory market, long the bastion of the UV EPROM, has been fissured with the recent emergence of in-system reprogrammable flash memories as a viable technology. Today, both EPROMs and flash memories coexist and they will continue to run parallel paths, with the choice of technology influenced by the requirements of the end product.

Flash memories were born of the marriage between EPROM and EPROM devices. Flash incorporates the same programming capability as an EPROM with the added benefit of EPROM-like electrical erasability, so it can be reprogrammed without removing it from the circuit board. This makes flash an ideal choice for applications that require insystem reprogrammability. While the same benefit can be obtained from either EPROM or battery-backed SRAM, flash memories are less expensive than both.

In light of the projected rapid growth in demand for flash, the product-development plans announced by the ever-increasing number of vendors, and the recent public announcements by some large vendors—who have stated that their strategy is to "de-emphasize" EPROMs in favor of flash memories—the future of EPROMs has become unclear. This has caused some confusion in the memory marketplace. Technical factors such as scalability, die cost, erasure and package considerations—as well as

market-based factors such as demand, applications and features—factor into the decisions to build and use either EPROM or flash products.

EPROMs and flash memories will coexist with the choice of technology influenced by the requirements of the end product as used by the customer. While some vendors have stated that flash memories are more scalable than EPROMs with the addition of double-layer metal, even down at 0.5-micron geometries, Advanced Micro Devices Inc. sees no need for multilayer metal for EPROMs. AMD's single-layer metal process for EPROMs using 0.5-micron technology not only will provide the high density—up to the 16-Mbit level—but is also capable of generating the smallest die size and highest performance in the industry.

It is a fact that, at the same density, the flash-memory die is more expensive than an EPROM because it has the slightly larger cell size required to support high endurance. Also, the flash process complexity is greater due to additional masking steps, and it requires longer test times to perform electrical erasure in the tester, as opposed to UV-erase in an oven.

Flash pricing today remains at a multiple of EPROM. However, flash pricing will continue to drop until it settles at around a 20 percent to 30 percent premium over a comparable EPROM. Memory designers are not going to increase the cost of their systems by using flash when there is no need for future reprogramming. In these designs, reprogrammability does not represent value to the customer. Consequently, flash technology will not ubiquitously replace OTP EPROM designs.

The market's demand for various price/ performance products supports the coexistence of both EPROM and flash technology.

There is no question that flash technology has already reserved a bright spot in the history of non-volatile memories. In some designs, however, EPROM and flash memories can coexist comfortably.

Laser-printer designs are becoming commodity-oriented items. Memory-design requirements are dictated by the pagesper-minute output of the printer. Memory designers can make a trade-off between designing interleaved systems with slower/less expensive devices or non-interleaved systems using faster/higher-cost devices. The software requirements for these systems are also fairly straightforward. Firmware that typically does not change in this system are the PCL-5 and/or Postscript engine-control codes.

In addition, the code for font types does not typically change. The density requirements for this code range from 2 to 4 Mbytes of storage, depending on the font types available and the number of scaling options. EPROMs instead of ROMs are used to provide manufacturing flexibility. The EPROMs are programmed just-in-time, depending on the printer engine and font options





Datar Lalvani holds a BSEE from the University of Madras, India, and an MBA from the Wharton Graduate School of Business, University of Pennsylvania. Kurt Wolf holds a BSEE from the University of Michigan.

Copyright© 1991 by CMP Publications, Inc. Reprinted from *Electronic Engineering Times* with Permission.

16611A

SEMICONDUCTOR MEMORIES

Choosing flash or EPROM

Continued

required for that day's manufacturing run. Flash memory is then incorporated as an option that allows end users to store customized fonts or screen images in the printer. This eliminates the repetitive delay associated with transferring the bit-map-generated images between the computer and printer. This decrease in productivity is eliminated when the code is resident on the printer in flash memory, a clear example of a very high-volume product that requires both high-density EPROM and flash-memory devices.

Each technology is employed to take advantage of its strengths. OTP EPROMs are used in the most cost-sensitive portion of the memory system where the code typically does not change once the system is shipped. OTP EPROMs also allow for smooth transitions between manufacturing runs that incorporate different printer engines and/or font type options.

The higher-priced flash devices provide customers with the ability to personalize their systems. The value of this functionality more than offsets the incremental cost of the devices.




8

PHYSICAL DIMENSIONS*


| Section 8 | Physical | Dimensions | 8-1 |
|-----------|----------|--|-----|
| | CDV028 | 28-Pin Ceramic DIP | |
| | CDV032 | 32-Pin Ceramic DIP | 8-3 |
| | CDV040 | 40-Pin Ceramic DIP | |
| | CDV042 | 42-Pin Ceramic DIP | 8-4 |
| | CLV044 | 44-Pin Square Leadless Chip Carrier | 8-5 |
| | PD 028 | 28-Pin Plastic Dual In-Line Package | 8-6 |
| | PD 032 | 32-Pin Plastic Dual In-Line Package | |
| | PD 040 | 40-Pin Plastic Dual In-Line Package | |
| | PD 048 | 48-Pin Plastic Dual In-Line Package | 8-7 |
| | PL 032 | 32-Pin Rectangular Plastic Leaded Chip Carrier | |
| | PL 044 | 44-Pin Rectangular Plastic Leaded Chip Carrier | 8-8 |
| | TS 032 | 32-Pin Thin Small Outline | |
| | | | |

^{*}For reference only. BSC is an ANSI standard for Basic Space Centering.


CDV028 28-Pin Ceramic DIP (measured in inches)




CDV032 32-Pin Ceramic DIP (measured in inches)




CDV040 40-Pin Ceramic DIP (measured in inches)




CDV042 42-Pin Ceramic DIP (measured in inches)




CLV044
44-Pin Square Ceramic Leadless Chip Carrier (measured in inches)




PD 028 28-Pin Plastic Dual In-Line Package (measured in inches)




PD 032 32-Pin Plastic Dual In-Line Package




PD 040 40-Pin Plastic Dual In-Line Package (measured in inches)




PD 048 48-Pin Plastic Dual In-Line Package (measured in inches)




PL 032 32-Pin Rectangular Plastic Leaded Chip Carrier (measured in inches)



PL 044 44-Pin Square Plastic Leaded Chip Carrier (measured in inches)



TS 032 32-Pin Thin Small Outline (measured in inches)



[•]For the standard form/pin-out, the pin one is a round dimple. For the reverse form/pin-out, an inverted triangle will be marked here indicating pin one.



Sales Offices International (Continued) TokyoTEL(03) 3346-7550 North American FAX(03) 3342-5196 ALABAMA(205) 882-9122 OsakaTEL(06) 243-3250 ARIZONA(602) 242-4400 FAX(06) 243-3253 CALIFORNIA, KOREA, SeoulTEL(82) 2-784-0030 Culver City(310) 645-1524 FAX.....(82) 2-784-8014 Newport Beach(714) 752-6262 LATIN AMERICA. Sacramento(Roseville)(916) 786-6700 Ft. LauderdaleTEL(305) 484-8600 San Diego(619) 560-7030 San Jose(408) 452-0500 FAX(305) 485-9736 Woodland Hills(818) 878-9988 SINGAPORETEL(65) 3481188 FAX.....(65) 3480161 CANADA, Ontario. Kanata(613) 592-0060 Willowdale(416) 222-7800 COLORADO(303) 741-2900 CONNECTICUT(203) 264-7800 FLORIDA. Clearwater(813) 530-9971 Boca Raton(407) 361-0050 Orlando (Longwood).....(407) 862-9292 GEORGIA(404) 449-7920 IDAHO(208) 377-0393 ILLINOIS. Chicago (Itasca)(708) 773-4422 Naperville(708) 505-9517 MARYLAND(301) 381-3790 MASSACHUSETTS(617) 273-3970 MINNESOTA(612) 938-0001 NEW JERSEY, Cherry Hill.....(609) 662-2900 Parsippany(201) 299-0002 NEW YORK. Brewster.....(914) 279-8323 Rochester(716) 425-8050 NORTH CAROLINA Charlotte(704) 875- 3091 Raleigh(919) 878-8111 OHIO, Columbus (Westerville)(614) 891-6455 Dayton(513) 439-0268 OREGON(503) 245-0080 PENNSYLVANIA(215) 398-8006 TEXAS. Austin(512) 346-7830 Dallas(214) 934-9099

| Houston | | (713) 376-8084 |
|---------------|-----|-----------------|
| International | | |
| | | (03) 248 43 00 |
| | | (03) 248 46 42 |
| FRANCE, Paris | TEL | (1) 49-75-10-10 |
| | FAX | (1) 49-75-10-13 |
| GERMANY, | | , , |
| Bad Homburg | TEL | (06172)-24061 |
| | FAX | (06172)-23195 |
| München | TEL | (089) 45053-0 |
| | FAX | (089) 406490 |
| HONG KONG, | TEL | (852) 865-4525 |
| Wanchai | FAX | (852) 865-4335 |
| ITALY, Milano | TEL | (02) 3390541 |
| | | (02) 38103458 |
| JAPAN, | | |
| Atsugi | TEL | (0462) 29-8460 |

KanagawaTEL.....(0462) 47-2911

| SWEDEN, | | |
|-----------------------|---|--|
| Stockholm area | TEL | (08) 98 61 80 |
| (Bromma) | FAX | (08) 98 00 06 |
| TAIWAN, Taipei | TEL | (886) 2-7153536 |
| | FAX | (886) 2-7122183 |
| UNITED KINGDOM. | | (000) 2-7122163 |
| | TFI | (0925) 830380 |
| (Warrington) | FAY | (0025) 830380 |
| l ondon area | TEI | (0925) 830204 (0483) 740440 |
| (Woking) | FAY | (0483) 756196 |
| • | | |
| North Americ | an Represen | tatives |
| CANADA | | |
| Burnaby, B.C DAVI | ETEK MARKETING | (604) 430-3680 |
| Kanata, Ontario – VIT | EL ELECTRONICS | (613) 592-0060 |
| Mississauga, Ontario | VITEL ELECTRON | NICS (416) 564-9720 |
| Lachine, Quebec - VI | TEL ELECTRONICS | 5(514) 636-5951 |
| ILLINOIS | | (5.1.) 555 5551 |
| Skokie – INDUSTRI | IAL | |
| REPRESENTATIVE | S,INC | (708) 967-8430 |
| IOWA | | |
| LORENZ SALES | *************************************** | (319) 377-4666 |
| KANSAS | | |
| Merriam – LOREN | Z SALES | (913) 469-1312 |
| Wichita - LORENZ | SALES | (316) 721-0500 |
| MICHIGAN | | (, , , , , , , , , , , , , , , , , , , |
| Holland – COM-TE | K SALES, INC | (616) 335-8418 |
| Brighton – COM-TE | K SALES, INC | (313) 227-0007 |
| MINNESOTA | | |
| Mel Foster Tech. S | ales, Inc | (612) 941-9790 |
| MISSOURI | | |
| LORENZ SALES | | (314) 997-4558 |
| NEBRASKA | | |
| LORENZ SALES | | (402) 475-4660 |
| NEW MEXICO | | |
| THORSON DESER | T STATES | (505) 883-4343 |
| NEW YORK | | |
| East Syracuse – N' | YCOM, INC | (315) 437-8343 |
| Hauppauge – COM | PONENT | · · · |
| CONSULTANTS, IN | 1C | (516) 273-5050 |
| OHIO | | |
| Centerville – DOLF | USS ROOT & CO | (513) 433-6776 |
| Columbus – DOLFL | JSS ROOT & CO | (614) 885-4844 |
| Westlake - DOLFU | SS ROOT & CO | (216) 899-9370 |
| PENNSYLVANIA | | |
| HUSSELL F. CLAR | K CO.,INC | (412) 242-9500 |
| PUERTO RICO | | |
| COMP HEP ASSOC | i, INC | (809) 746-6550 |
| UTAH | .• | |
| Front Hange Marke | ting | (801) 288-2500 |
| WASHINGTON | == | |
| ELECTHA TECHNIC | JAL SALES | (206) 821-7442 |
| WISCONSIN | | |
| Brookfield – INDUST | IHIAL | |
| HEPHESENIATIVES | 5,INC | (414) 574-9393 |

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



6/18/93

Printed in USA



FAX(0462) 29-8458

FAX(0462) 47-1729



ADVANCED MICRO DEVICES, INC. 901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088-3453 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

APPLICATIONS HOTLINE & LITERATURE ORDERING USA (800) 222-9323 USA (408) 749-5703 JAPAN 011-81-3-3346-7561 UK & EUROPE 44-(0)256-811101 TOLL FREE USA (800) 538-8450 FRANCE 0590-8621 GERMANY 0130-813875 ITALY 1678-77224



RECYCLED &

Printed in USA BAN-60M-7/93-0 17061A